Reduced Order Long Interconnect Modeling

by Ajoy K. Palit , Walter Anheier

Citations:

1 - 1 self

@MISC{Palit_reducedorder,
    author = {Ajoy K. Palit and Walter Anheier},
    title = {Reduced Order Long Interconnect Modeling},
    year = {}
}

320	The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers - Elmore - 1948
222	PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm - Odabasioglu, Celik, et al. - 1998
38	Low-swing on-chip signaling techniques: effectiveness and robustness - Zhang, George, et al.
31	An Analytical Delay Model for RLC Interconnects - Kahng, Muddu - 1997
17	Analysis of on-chip inductance effects for distributed RLC interconnects - Banerjee, Mehrotra - 2002
11	Built-In Self-Test for Signal Integrity - Nourani, Attarha - 2001
5	A new on-chip Interconnect crosstalk model and experimental verification for CMOS VLSI Circuit Design - Eo, Eisenstadt, et al. - 2000