## Generation of yield-aware pareto surfaces for hierarchical circuit design space exploration (2006)

Venue: | In DAC |

Citations: | 9 - 0 self |

### BibTeX

@INPROCEEDINGS{Tiwary06generationof,

author = {Saurabh K Tiwary},

title = {Generation of yield-aware pareto surfaces for hierarchical circuit design space exploration},

booktitle = {In DAC},

year = {2006},

pages = {31--36}

}

### OpenURL

### Abstract

Pareto surfaces in the performance space determine the range of feasible performance values for a circuit topology in a given technology. We present a non-dominated sorting based global optimization algorithm to generate the nominal pareto front efficiently using a simulator-in-a-loop approach. The solutions on this pareto front combined with efficient Monte Carlo approximation ideas are then used to compute the yield-aware pareto fronts. We show experimental results for both the nominal and yield-aware pareto fronts for power and phase noise for a voltage controlled oscillator (VCO) circuit. The presented methodology computes yield-aware pareto fronts in approximately 5-6 times the time required for a single circuit synthesis run and is thus practically efficient. We also show applications of yield-aware paretos to find the optimal VCO circuit to meet the system level specifications of a phase locked loop.

### Citations

811 | A Fast and Elitist Multi-objective Genetic Algorithm : NSGA-II
- DEB, PRATAP, et al.
(Show Context)
Citation Context ...ard circuit optimization techniques, are used to approximate the pareto surface. Another method often employed for generating these pareto fronts is the non-dominated sorting genetic algorithm (NSGA) =-=[7]-=-. The basic idea is to start with a population of samples in the parameter space. These sets of parameters for points in the parameter space (individuals) are called chromosomes. During each generatio... |

389 | M.: Multi-objective evolutionary algorithm for universityclass timetablingproblem
- Datta, Deb, et al.
- 2007
(Show Context)
Citation Context ...n the performance space of the circuits has often been used with these macromodeling tools for hierarchical synthesis of larger systems [13]. These pareto surfaces can be generated by both stochastic =-=[19]-=- [17] and deterministic algorithms [6] [15]. Pareto surfaces represent the best performance that can be obtained from a given circuit topology across its complete design space. These surfaces are gene... |

86 |
Multiobjective evolutionary algorithms: analysing the state-of-the-art
- Veldhuizen, Lamont
- 2000
(Show Context)
Citation Context ... performance space of the circuits has often been used with these macromodeling tools for hierarchical synthesis of larger systems [13]. These pareto surfaces can be generated by both stochastic [19] =-=[17]-=- and deterministic algorithms [6] [15]. Pareto surfaces represent the best performance that can be obtained from a given circuit topology across its complete design space. These surfaces are generated... |

44 |
Design and Modeling of Computer Experiments
- Fang, Li, et al.
(Show Context)
Citation Context ...point (that we call anchor points) is generally very expensive since it requires evaluation of the performance function for large number of input process parameter sets. Latin Hypercube (LH) sampling =-=[4]-=- is the most common method to reduce the number of evaluations required while still ensuring reasonable accuracy in computing the performance distribution function. In our methodology, we generate set... |

44 |
Normal-Boundary Intersection: A New Method for Generating Pareto Optimal Points in Nonlinear Multicriteria Optimization Problems
- Das, Dennis
- 1998
(Show Context)
Citation Context ... has often been used with these macromodeling tools for hierarchical synthesis of larger systems [13]. These pareto surfaces can be generated by both stochastic [19] [17] and deterministic algorithms =-=[6]-=- [15]. Pareto surfaces represent the best performance that can be obtained from a given circuit topology across its complete design space. These surfaces are generated for the nominal values of the pr... |

43 |
Synthesis of high-performance analog circuits
- Ochotta, Rutenbar, et al.
(Show Context)
Citation Context ...ION Recent advances in design automation and increased computational power has led to a gradual transition from “hand-calculation” based analog circuit design to a simulation-based sizing methodology =-=[3]-=-. Simulation based synthesis uses efficient global optimization techniques to visit many circuit candidates, and fully evaluates each candidate via detailed simulation. This methodology works very wel... |

25 | Remember of circuit past: macromodeling by data mining in large analog design spaces
- Liu, Singhee, et al.
- 2002
(Show Context)
Citation Context ...timal design points becomes too large for these circuits to be handled by the tools available today. To handle this problem, methods for modeling the performance space of circuits have been presented =-=[10]-=- [14] [5]. Using Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit ... |

22 | Predicting the Phase Noise and Jitter of PLLBased Frequency Synthesizers,” Phase-Locking in HighPerformance Systems: From Devices to Architectures
- Kundert
- 2003
(Show Context)
Citation Context ... be done for topology selection [9] as well as circuit synthesis[13]. Of late, much work has been done in the field of analog circuit macromodeling which aims at simulating these circuits faster [16] =-=[8]-=- [12]. These macromodels capture the important functional characteristics of the circuit while discarding the redundant information. They are faster to simulate than the original transistor level circ... |

16 |
M.P.Vecchi. Optimization by simulated annealing
- Kirkpatrick
- 1983
(Show Context)
Citation Context ...ts (Eqn. 3) are fitter for pareto surface generation). The second generation of population is generated by crossover and mutation of the chromosomes of the fitter individuals [7]. Simulated annealing =-=[11]-=- is another method quite extensively used for global optimization. We start at a randomly chosen point (seed) in the parameter space and then move to another point in the space with certain probabilit... |

15 |
Vetterling and B.P. Flannery, Numerical recipes in C. The art of scientific computing
- Press, Teukolsky, et al.
- 2002
(Show Context)
Citation Context ...s, obtained during Monte Carlo simulations of the circuit, to a Normal distribution using minimal number of parameters. The optimization is performed using Brent-Powell based local optimzation scheme =-=[18]-=-. The metric for resemblance is the sum of squared error between the distribution functions. j d y = a + b ∗ (x + c) (6) y = a + b ∗ log(c ∗ x + d) Once the optimal transformation is obtained, we pick... |

11 | Feasibility and performance region modeling of analog and digital circuits
- Harjani, Shao
- 1996
(Show Context)
Citation Context ...gn points becomes too large for these circuits to be handled by the tools available today. To handle this problem, methods for modeling the performance space of circuits have been presented [10] [14] =-=[5]-=-. Using Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commer... |

9 |
BPerformance trade-off analysis of analog circuits by normal-boundary intersection
- Stehr, Graeb, et al.
(Show Context)
Citation Context ... often been used with these macromodeling tools for hierarchical synthesis of larger systems [13]. These pareto surfaces can be generated by both stochastic [19] [17] and deterministic algorithms [6] =-=[15]-=-. Pareto surfaces represent the best performance that can be obtained from a given circuit topology across its complete design space. These surfaces are generated for the nominal values of the process... |

8 |
Scalable trajectory methods for on-demand analog macromodel extraction
- Tiwary, Rutenbar
- 2005
(Show Context)
Citation Context ...done for topology selection [9] as well as circuit synthesis[13]. Of late, much work has been done in the field of analog circuit macromodeling which aims at simulating these circuits faster [16] [8] =-=[12]-=-. These macromodels capture the important functional characteristics of the circuit while discarding the redundant information. They are faster to simulate than the original transistor level circuit a... |

6 |
CMOS op amp synthesis by means of a genetic algorithm
- DARWIN
- 1995
(Show Context)
Citation Context ...ra.ac.in Rob A Rutenbar Carnegie Mellon University Pittsburgh,PA USA rutenbar@ece.cmu.edu these performance models, efficient system level design space explorations can be done for topology selection =-=[9]-=- as well as circuit synthesis[13]. Of late, much work has been done in the field of analog circuit macromodeling which aims at simulating these circuits faster [16] [8] [12]. These macromodels capture... |

2 |
T.Mukherjee. Pareto optimal modeling for efficient PLL optimization
- Tiwary, Rutenbar
- 2004
(Show Context)
Citation Context ... Mellon University Pittsburgh,PA USA rutenbar@ece.cmu.edu these performance models, efficient system level design space explorations can be done for topology selection [9] as well as circuit synthesis=-=[13]-=-. Of late, much work has been done in the field of analog circuit macromodeling which aims at simulating these circuits faster [16] [8] [12]. These macromodels capture the important functional charact... |

2 | Feasibility Regions and their Significance to the Hierarchical Optimization of Analog and - Stehr, Graeb, et al. - 2003 |

1 |
jitter simulation and its comparision with measurements
- VCO
- 1999
(Show Context)
Citation Context ...s can be done for topology selection [9] as well as circuit synthesis[13]. Of late, much work has been done in the field of analog circuit macromodeling which aims at simulating these circuits faster =-=[16]-=- [8] [12]. These macromodels capture the important functional characteristics of the circuit while discarding the redundant information. They are faster to simulate than the original transistor level ... |