Algorithm/Architecture Co-Design for Wireless Communication Systems

Algorithm/Architecture Co-Design for Wireless Communication Systems (2001)

Cached

Download Links

by Ning Zhang , Ning Zhang , Ning Zhang

Citations:

BibTeX

@TECHREPORT{Zhang01algorithm/architectureco-design,
    author = {Ning Zhang and Ning Zhang and Ning Zhang},
    title = {Algorithm/Architecture Co-Design for Wireless Communication Systems},
    institution = {},
    year = {2001}
}

Bookmark

OpenURL

Abstract

Citations

7321	Introduction to Algorithms - Cormen, Leiserson, et al. - 2001
3633	Computer Architecture: A Quantitative Approach - Hennessy, Patterson - 1990
948	On limits of wireless communications in a fading environment when using multiple antennas. WPC - Foschini, Gans - 1998
901	Adaptive Filter Theory - Haykin - 2001
782	Digital Communications - Proakis - 2000
711	Multiuser Detection - Verdu - 1998
642	Layered Space-Time Architecture for Wireless Communication in a Fading Environment When Using Multi-Element Antennas - Foschini - 1996
599	The Viterbi algorithm - Forney - 1973
355	Low-Power CMOS Digital Design - Chandrakasan, Sheng, et al. - 1992
238	V-BLAST: an architecture for realizing very high data rates over the rich-scattering wireless channel - Wolniansky, Foschini, et al. - 1998
167	Optimizing power using transformations - CHANDRAKASAN, POTKONJAK, et al. - 1995
164	Detection algorithm and initial laboratory results using V-BLAST space-time communication architecture - Golden, Foschini, et al. - 1999
121	Instruction level power analysis and optimization of software - Tiwari, Malik, et al. - 1996
77	High-level Power Analysis and Optimization - Raghunathan, Jha, et al. - 1998
41	Interconnect Architecture Exploration for Low Energy Reconfigurable Single-Chip DSPs - Zhang, Wan, et al. - 1999
31	Corrections to 'the LMS algorithm with delayed coefficient adaptation - Long, Ling, et al. - 1992
29	High-level algorithm and architecture transformations for DSP synthesis - Parhi - 1995
25	A 140-Mb/s, 32-state, radix-4 Viterbi decoder - Black, Meng - 1992
23	Applications of Antenna Arrays to Mobile Communications - Godara - 1997
22	Orthogonal Multicarrier Techniques Applied to Direct Sequence Spread Spectrum CDMA Systems - Chouly, Jourdan - 1993
22	Design methodology of a low-energy reconfigurable single-chip dps system - Wan, Zhang, et al. - 2000
21	Fourier transform computers using cordic itearions - Despain - 1974
18	A Low-Power, High-Performance, 1024-Point FFT Processor - Baas - 1999
18	Firgen: A computer-aided design system for high performance FIR filter integrated circuits - Jain, Yang, et al. - 1991
17	Reconfigurable Computing: the Solution to Low Power Programmable DSP - Rabaey - 1997
16	A pipelined fft processor for word-sequential data - BI, E - 1989
15	A round off error analysis of the LMS adaptive algorithm - Caraiscos, Liu - 1984
14	The network computer and its future - BRODERSEN - 1997
13	A 1-Gb/s, four-state, sliding block Viterbi decoder - Black - 1997
12	Design techniques for silicon compiler implementations of high-speed FIR digital filters - Hawley, Wong, et al. - 1996
12	VLSI Systolic Arrays for Adaptive Nulling - Rader - 1996
12	Pipeline and parallel-pipeline fft processors for vlsi implementations - WOLD, A - 1984
11	An adaptive multi-antenna transceiver for slowly flat fading channels - Poon, Tse, et al.
11	VLSI for OFDM - Weste, Skellern - 1998
10	A 210Mb/s radix-4 bit-level pipelined Viterbi decoder - Yeung, Rabaey - 1995
9	Hybrid survivor path architectures for viterbi decoders - Black, Meng - 1993
9	Design of a Wideband Spread Spectrum Radio Using Adaptive Multiuser Detection - Teuscher, Yee, et al.
9	Architectural Implementation Issues in a Wideband Receiver Using Multiuser Detection - Zhang, Teuscher, et al.
9	Trade-offs of performance and single chip implementation of indoor wireless multi-access receivers - Zhang, Poon, et al. - 1999
9	Architectural Evaluation of Flexible Digital Signal Processing for Wireless Receivers - Zhang, Brodersen - 2000
8	Design and Implementation of Communication and Switching Techniques for the Pleiades Family - Benes - 1999
8	A 550-MSample/s 8-Tap FIR Digital Filter for Magnetic Recording Read Channels - Staszewski, Muhammad, et al. - 2000
8	A design methodology for highly-integrated low-power receivers for wireless communications - Yee - 2001
7	An Integrated CAD Environment for Low-Power Design - Landman, Mehra, et al. - 1996
7	A 240 MHz 8-tap programmable FIR filter for disk-drive read channes - Thon, Sutardja, et al. - 1995
6	A unified approach to the Viterbi algorithm state metric update for shift register processes - Black - 1992
6	Limited-Precision Effects in Adaptive Filtering - Cioffi - 1987
6	A 1-V Programmable DSP for Wireless Communications - Lee - 1997
6	A radix-4 Delay Commutator for fast Fourier transform processor implementation - Swartzlander, Young, et al. - 1984
4	Squared Givens Rotation,” IMA - Döhler - 1991