Interleaving buffer insertion and transistor sizing into a single optimization (1998)

Cached

Download Links

by Yanbin Jiang , Sachin S. Sapatnekar , Cyrus Bamji , Juho Kim
Venue:IEEE Transactions on VLSI
Citations:12 - 0 self