Delay And Area Optimization For Discrete Gate Sizes Under Double-Sided Timing Constraints (1993)

by Weitong Chuang , Sachin S. Sapatnekar , Ibrahim N. Hajj
Venue:Proc. IEEE Custom Integrated Circuits Conf
Citations:13 - 2 self