Test infrastructure design for mixed-signal SOCs with wrapped analog cores (2006)

Cached

Download Links

by Anuja Sehgal , Student Member , Sule Ozev , Krishnendu Chakrabarty , Senior Member
Venue:IEEE Trans. on Very Large Scale Integration (VLSI) Systems
Citations:1 - 0 self