BDD decomposition for delay oriented pass transistor logic synthesis

Cached

Download Links

by Rupesh S. Shelar , Sachin S. Sapatnekar
Venue:Very Large Scale Integration (VLSI) Systems, IEEE Transactions on Volume 13, Issue 8, Aug. 2005 Page(s):957
Citations:3 - 0 self