## A time-interleaved continuous-time 16 modulator with 20 MHz signal bandwidth (2005)

Venue: | in Proc. ESSCIRC |

Citations: | 1 - 1 self |

### BibTeX

@INPROCEEDINGS{Caldwell05atime-interleaved,

author = {Trevor C. Caldwell and Student Member and David A. Johns},

title = {A time-interleaved continuous-time 16 modulator with 20 MHz signal bandwidth},

booktitle = {in Proc. ESSCIRC},

year = {2005},

pages = {447--450}

}

### OpenURL

### Abstract

Abstract—This paper presents the first implementation results for a time-interleaved continuous-time 16 modulator. The derivation of the time-interleaved continuous-time 16 modulator from a discrete-time 16 modulator is presented. With various simplifications, the resulting modulator has only a single path of integrators, making it robust to DC offsets. A time-interleaved by 2 continuous-time third-order low-pass 16 modulator is designed in a 0.18- m CMOS technology with an oversampling ratio of 5 at sampling frequencies of 100 and 200 MHz. Experimental results show that a signal-to-noise-plus-distortion ratio (SNDR) of 57 dB and a dynamic range of 60 dB are obtained with an input bandwidth of 10 MHz, and an SNDR of 49 dB with a dynamic range of 55 dB is attained with an input bandwidth of 20 MHz. The power consumption is 101 and 103 mW, respectively. Index Terms—Analog-to-digital conversion, continuous-time, delta-sigma modulation, oversampling, time-interleaving.

### Citations

316 |
Analog Integrated Circuit Design
- Johns, Martin
- 1997
(Show Context)
Citation Context ...while allowing for process variations of 20%, resulting in a 6-bit control signal for a binary weighted capacitor array. A continuous-time common-mode feedback circuit similar to the one presented in =-=[13]-=- is used where two 20-k resistors sense the output common-mode voltage while negligibly loading the output stage due to the low output impedance of the second stage of the opamp. A reset switch is add... |

207 | Matching properties of mos transistors
- Pelgrom, Duinmaijer, et al.
- 1989
(Show Context)
Citation Context ...pled pMOS differential pairs with resistive loads to amplify the difference between the input signal and the corresponding reference voltage in the resistive ladder. It is sized based on the relation =-=[15]-=- where an acceptable standard deviation of the threshold voltage was found with Matlab simulations to be 6 mV. The comparator in Fig. 11 operates very quickly since the voltage across the nonzero resi... |

64 |
Temes, Understanding Delta-Sigma Data Converters, 1st ed
- Schreier, C
(Show Context)
Citation Context ...leaving continuous-time modulators [1]. Typically, continuous-time modulators are able to operate two to four times faster than their discrete-time counterparts, but with lower accuracy and linearity =-=[2]-=-. Since no sampling is performed within the filters, the restriction of a maximum sampling frequency is only dependent on the regeneration time of the quantizer and the update rate of the DAC [2]. The... |

52 |
Characterization and modeling of mismatch in mos transistors for precision analog design
- Lakshmikumar, Hadaway, et al.
- 1986
(Show Context)
Citation Context ...n be achieved with reasonably sized transistors (higher linearity requirements would likely require dynamic element matching). The sizes are based on the sizing relationship of each current cell from =-=[14]-=- where is the gate-source voltage of the transistor, is the threshold voltage of the transistor, is the normalized standard deviation of the current in each current cell, and are process mismatch cons... |

19 |
Clock Jitter and Quantizer Metastability in Continuous-Time Delta-Sigma Modulators
- Cherry, Snelgrove
- 1999
(Show Context)
Citation Context ... of Fig. 8. offset by seconds instead of seconds, allowing more time for the critical path to complete its operation. These NRZ DAC pulses also increase the modulator’s resilience to DAC clock jitter =-=[23]-=-. The resulting modified continuous-time time-interleaved (M-CTTI) modulator with the extra feedback paths and NRZ pulses is shown in Fig. 17 [24]. It requires an additional summation block and four e... |

14 |
Excess Loop Delay in Continuous-Time Delta-Sigma Modulators
- Cherry, Snelgrove
- 1999
(Show Context)
Citation Context ...ion (STF). One method of finding equivalence between a continuous-time and a discrete-time modulator is to recognize that an implicit sampling occurs in the quantizer of the continuous-time modulator =-=[3]-=-. Referring to Fig. 1, if the open-loop modulators are analyzed, the two modulators Manuscript received November 10, 2005; revised January 3, 2006. This work was supported in part by the National Scie... |

14 | Time-interleaved oversampling A/D converters: Theory and practice
- Khoini-Poorfard, Lim, et al.
- 1997
(Show Context)
Citation Context ...s rectangular and has a magnitude of one, lasting from to . The time domain representation of this DAC impulse response is otherwise. Block digital filtering can be used to time-interleave modulators =-=[6]-=-, however this is a discrete-time technique that can only be applied to discrete-time modulators. A block digital filter is a system in which parallelism is used to reduce the speed requirement on eac... |

11 |
A methodology for designing continuous-time sigma-delta modulators
- Benabes, Keramat, et al.
- 1997
(Show Context)
Citation Context ... two DAC pulses could be extended into the adjacent clock period, however they would then change the impulse responses from the outputs of the DACs to the inputs of the ADCs. A technique presented in =-=[22]-=- demonstrates that in a conventional continuous-time modulator, an extra feedback path between the DAC and the ADC can be added to compensate for a DAC pulse that enters the adjacent clock period. Typ... |

7 |
A 500-Msample/s, 6-bit Nyquistrate ADC for disk-drive read-channel applications
- Mehr, Dalton
- 1999
(Show Context)
Citation Context ... Matlab simulations to be 6 mV. The comparator in Fig. 11 operates very quickly since the voltage across the nonzero resistance of MC1 is already tipped in the proper direction during the track phase =-=[16]-=-. When the latch phase occurs, the back-to-back inverters (M1–M4) already have (7)sCALDWELL AND JOHNS: TIME-INTERLEAVED CONTINUOUS-TIME MODULATOR WITH 20-MHz SIGNAL BANDWIDTH 1585 Fig. 13. Chip microp... |

5 |
A transformation for digital simulation of analog filters
- Gardner
- 1986
(Show Context)
Citation Context ...ically, if for all , then the loop filters are equivalent. The resulting condition for the two filters and to be equivalent is [4] This transformation is known as the impulse-invariant transformation =-=[5]-=-, where represents the inverse z-transform, represents the inverse Laplace transform, and represents the DAC pulse. One of the major difficulties with continuous-time modulators is excess loop delay [... |

5 |
Novel topologies for time-interleaved delta-sigma modulators
- Kozak, Kale
- 2000
(Show Context)
Citation Context ...tput effectively recombine the even and odd samples for the output signal . Research into DTTI modulators began with the block digital filtering method presented in [6], which was extended in [7] and =-=[8]-=- where a reduction in hardware complexity for more efficient architectures was presented. [9] presented a time-interleaved modulator that moved the critical path to the digital domain instead of perfo... |

4 |
Bandpass implementation of the sigma-delta A-D conversion technique
- Thurston, Pearce, et al.
- 1991
(Show Context)
Citation Context ...ivalent as long as the outputs are equal at the sampling instants. Specifically, if for all , then the loop filters are equivalent. The resulting condition for the two filters and to be equivalent is =-=[4]-=- This transformation is known as the impulse-invariant transformation [5], where represents the inverse z-transform, represents the inverse Laplace transform, and represents the DAC pulse. One of the ... |

4 | Efficient architectures for time-interleaved oversampling delta-sigma converters - Kozak, Karaman, et al. - 2000 |

4 |
Circuit architectures for high linearity monolithic continuous-time filtering
- Durham, Hughes, et al.
- 1992
(Show Context)
Citation Context ...tegrating capacitance decreases as less accuracy is required. The two sampling frequencies of 100 and 200 MHz are made possible by an array of manually tuneable feedback capacitors in the integrators =-=[12]-=-, which could be designed with an automatic tuning scheme if desired. Based on system level simulations, the tuning scheme is designed to match the nominal capacitor values to an accuracy of 2% while ... |

3 |
The delta-sigma toolbox version 6.0
- Schreier
- 2003
(Show Context)
Citation Context ...ator with practical nonidealities added. The modulator is designed to achieve 10-bit resolution with an input bandwidth of either 10 or 20 MHz. A. Time-Interleaved Discrete-Time Modulator The Toolbox =-=[10]-=- is used to design a discrete-time third-order modulator that attains the desired 10 bits of resolution. The low-pass modulator of Fig. 2 achieves a signal-to-quantization-noise ratio of 70.5 dB with ... |

2 |
Domino free 4-path time-interleaved second order sigma-delta modulator
- Lee, Choi, et al.
- 2004
(Show Context)
Citation Context ...I modulators began with the block digital filtering method presented in [6], which was extended in [7] and [8] where a reduction in hardware complexity for more efficient architectures was presented. =-=[9]-=- presented a time-interleaved modulator that moved the critical path to the digital domain instead of performing this critical operation in the analog domain. Until [1], time-interleaving had yet to b... |

1 |
Time-interleaved continuous-time delta-sigma modulators
- Caldwell
- 2003
(Show Context)
Citation Context ... for a sampling frequency and an input frequency , and in general, replicas occur for a modulator time-interleaved by . Furthermore, this replica signal (as well as the input signal) is attenuated by =-=[11]-=- Fortunately, at a high OSR, this degradation of the input signal is negligible (even at an OSR of 10, the attenuation of the input signal for a time-interleaved by 2 modulator is less than 0.11 dB). ... |

1 |
Baseband continuous-time sigma-delta analog-to-digital conversion for ADSL applications
- Yan
- 2002
(Show Context)
Citation Context ...put voltage, thereby reducing the size of the flash ADC preamplifier input transistors. The linearity of the transconductor is given by the following equation for the distortion of the third harmonic =-=[17]-=-: (8) Fig. 15. Dynamic range plot for 1.8-MHz input at sampling frequencies of (a) 100 MHz and (b) 200 MHz. Fig. 16. Two-tone test with a 200-MHz sampling frequency. where is the gain of the amplifier... |

1 |
et al., “A dual channel 61 ADC with 40 MHz aggregate signal bandwidth
- Tabatabaei
- 2003
(Show Context)
Citation Context ...d has the potential to operate at a higher sampling frequency, as will be discussed in Section V. Table III summarizes the results of recent modulators with bandwidths of 10 MHz or more. Note that in =-=[18]-=-, the results were inferred from the results of two modulators. V. HIGH-SPEED IMPROVEMENTS A. Extra Feedback Paths and NRZ DACs In order to reduce the bandwidth requirements on the critical path as we... |

1 | Breems et al., “A cascaded continuous-time 61 modulator with 67-dB dynamic range in 10-MHz bandwidth - J - 2004 |

1 | A 25-MS/s 14-b 200-mW 61 modulator in 0.18- "m CMOS - Balmelli, Huang - 2004 |

1 | et al., “A 70-mW 300-MHz CMOS continuous-time 61 ADC with 15-MHz bandwidth and 11 Bits of resolution - Paton - 2004 |

1 |
A high-speed technique for time-interleaving continuous-time delta-sigma modulators
- Caldwell, Johns
- 1980
(Show Context)
Citation Context ...crease the modulator’s resilience to DAC clock jitter [23]. The resulting modified continuous-time time-interleaved (M-CTTI) modulator with the extra feedback paths and NRZ pulses is shown in Fig. 17 =-=[24]-=-. It requires an additional summation block and four extra low-linearity DACs, as well as a modification to the feedback coefficients ( to ). To a first-order approximation, the new improvement halves... |