Integrating Logic Synthesis, Technology Mapping, and Retiming (2005)

by Alan Mishchenko , Satrajit Chatterjee , Jie-Hong Jiang , Robert Brayton
Venue:PROC. IWLS '05
Citations:14 - 7 self