A unified algorithm for gate sizing and clock skew optimization to minimize sequential circuit area (1993)

Cached

Download Links

by Weitong Chuang , Sachin S Sapatnekar , Ibrahim N Hajj
Venue:PROC. ICCAD
Citations:8 - 0 self