EXPERT: Expedited Simulation Exploiting Program Behavior Repetition

EXPERT: Expedited Simulation Exploiting Program Behavior Repetition (2004)

Cached

Download Links

[www.ece.rochester.edu]
[www.ece.rochester.edu]

Other Repositories/Bibliography

DBLP

by Wei Liu , Michael C. Huang

Citations:

31 - 0 self

BibTeX

@MISC{Liu04expert:expedited,
    author = {Wei Liu and Michael C. Huang},
    title = {EXPERT: Expedited Simulation Exploiting Program Behavior Repetition},
    year = {2004}
}

Years of Citing Articles

Bookmark

OpenURL

Abstract

Studying program behavior is a central component in architectural designs. In this paper, we study and exploit one aspect of program behavior, the behavior repetition, to expedite simulation. Detailed

Citations

520	Automatically characterizing large scale program behavior - Sherwood, Perelman, et al. - 2002
174	MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research - KleinOsowski, Lilja
153	SMARTS: Accelerating microarchitecture simulation through rigorous statistical sampling - Wunderlich, Wenisch, et al. - 2003
99	Analysis of benchmark characteristics and benchmark performance prediction - Saavedra, Smith - 1996
88	Reducing state loss for effective trace sampling of superscalar processors - Hirsch - 1996
83	Characterizing and Predicting Program Behavior and its Variability - Duesterwald, Cascaval, et al. - 2003
83	Modeling superscalar processors via statistical simulation - Nussbaum, Smith - 2001
73	HLS: Combining Statistical and Symbolic Simulation to Guide Microprocessor Designs - Oskin, Chong, et al. - 2000
69	Positional adaptation of processors: application to energy reduction - Huang, Renau, et al. - 2003
68	A hardware-driven profiling scheme for identifying program hot spots to support runtime optimization - Merten, Trick, et al. - 1999
44	Predicting whole-program locality through reuse distance analysis - Ding, Zhong
43	A Framework for Statistical Modeling of Superscalar Processor Performance. Th ird IEEE Sym posium on H igh-Perform ance Com puter Arch itecture (HPCA-3 - Shen, Noonburg - 1997
24	DiST: A Simple, Reliable and Scalable Method to Significantly Reduce Processor Architecture Simulation Time - GIRBAL, MOUCHARD, et al.
17	Performance analysis through synthetic trace generation - Eeckhout, DeBousschere, et al. - 2000
16	Memory reference reuse latency: Accelerated sampled microarchitecture simulation - Skadron - 2003
14	Minimal subset evaluation: Rapid warm-up for simulated hardware state - Skadron - 2001
12	Accuracy and speed-up of parallel trace-driven architectural simulation - Nguyen, Michael, et al. - 1997
8	The SimpleScalar tool set:Version 2.0 - Burger, Austin - 1997
8	Application-driven processor design exploration for power-performance trade-off analysis - Marculescu, Iyer - 2001
5	Customizing the Branch Predictor to Reduce Complexity and Energy Consumption - Huang, Chaver, et al. - 2003
1	Fast Our-of-Order Processor Simulation Using Memoization - Schnarr, Larus - 1998