Tiny Instruction Caches for Low Power Embedded Systems

Tiny Instruction Caches for Low Power Embedded Systems (2003)

Cached

Download Links

Other Repositories/Bibliography

DBLP

by Ann Gordon-Ross , Susan Cotterell , Frank Vahid

Venue:	TRANS. ON EMBEDDED COMPUTING SYS
Citations:	13 - 1 self

BibTeX

@ARTICLE{Gordon-Ross03tinyinstruction,
    author = {Ann Gordon-Ross and Susan Cotterell and Frank Vahid},
    title = {Tiny Instruction Caches for Low Power Embedded Systems},
    journal = {TRANS. ON EMBEDDED COMPUTING SYS},
    year = {2003},
    volume = {2},
    pages = {2003}
}

Bookmark

OpenURL

Abstract

Citations

843	Wattch: A Framework for Architectural-Level Power Analysis and Optimizations - Brooks, Tiwari, et al. - 2000
747	MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems - Lee - 1997
745	Improving direct-mapped cache performance by the addition of a small fullyassociative cache and prefetch buffers - Jouppi - 1990
398	Evaluating Future Microprocessors: The SimpleScalar Tool Set - Burger, Austin, et al. - 1996
227	Selective Cache Ways: On-Demand Cache Resource Allocation - Albonesi - 1999
166	The filter cache: an energy efficient memory structure - Kin, Gupta, et al. - 1997
150	Bus-Invert Coding for Low-Power I/O - Stan, Burleson - 1995
64	Dinero IV trace-driven uniprocessor cache simulator - Elder, Hill
58	A low power unified cache architecture providing power and performance flexibility - Malik, Moyer, et al.
43	Instruction fetch energy reduction using loop caches for embedded applications with small tight loops - Lee, Moyer, et al. - 1999
37	Address bus encoding techniques for system-level power optimization - Benini, Micheli, et al. - 1998
25	Energy and performance improvements in a microprocessor design using a loop cache - Bellas, Hajj, et al. - 1999
25	Low power design techniques for microprocessors - Segars - 2001
19	H Yasuura : A power reduction technique with object code merging for application specific embedded processors - Ishihara - 2000
17	Iterative Cache Simulation of Embedded CPUs with Trace Stripping - Wu, Wolf - 1999
16	Efficient Simulation of Multiple Cache Configurations using Binomial Trees - Sugumar, Abraham - 1991
12	Instruction buffering to reduce power in processors for signal processing - BAJWA, HIRAKI, et al. - 1997
12	SH3: High code density, low power - Hasegawa, Kawasaki, et al. - 1995
12	et.al., “Enhancing Loop Buffering of Media and Telecommunications Applications Using Low-Overhead Predication - Sias - 2001
11	Irredundant address bus encoding for low power - Aghaghiri, Fallah, et al.
7	Improving Software Performance with Configurable Logic - Villarreal, Suresh, et al. - 2002
5	Synthesis of customized loop caches for core-based embedded systems - COTTERELL, F
3	Data processing system having a cache and method thereof - MOYER, LEE, et al. - 1999
2	Low-cost embedded program loop caching—revisited - LEE, MOYER, et al. - 1999
1	2003. Tiny Instruction Caches For Low Power Embedded Systems • 481 Synopsys - VILLARREAL, LYSECKY, et al.