DMCA

A Joint Gate Sizing and Buffer Insertion Method for Optimizing Delay and Power in CMOS and BiCMOS Combinational Logic (1998)

Cached

Download Links

by Kerry S. Lowe , P. Glenn Gulak