An Algorithm for the Allocation of Functional Units from Realistic RT Component Libraries (1994)
| Venue: | in Proceedings of the Seventh International Symposium on High-level Synthesis |
| Citations: | 5 - 1 self |
BibTeX
@INPROCEEDINGS{Ang94analgorithm,
author = {Roger Ang and Nikil Dutt},
title = {An Algorithm for the Allocation of Functional Units from Realistic RT Component Libraries},
booktitle = {in Proceedings of the Seventh International Symposium on High-level Synthesis},
year = {1994},
pages = {164--169}
}
Bookmark
 |
 |
 |
 |
 |
 |
OpenURL
Abstract
Existing algorithms in High-Level Synthesis (HLS) typically assume a direct mapping of hardware description language (HDL) operators to RT units. This assumption simplifies synthesis to generic RT components, but prevents effective use of complex databook components, custom designed cells, previously synthesized RT modules, and RT module generators. In this paper, we present an algorithm for allocation in HLS for reuse of existing RT-level components. This approach can be used to customize HLS tools to user-specific RT libraries. Our experiments show improvements of 10--37% in area over conventional approaches. 1 Introduction Most approaches towards high-level synthesis (HLS) of synchronous circuits from hardware description languages (HDLs) assume a simple scheme for mapping behavioral operators to register-transfer (RT) components. Synthesis tools often assume an abstract HDL operator directly maps to a single RT operation which in turn can be performed by a few generic components....
