Abstract

Modern, high performance microprocessors are extremely complex machines which require substantial validation effort to ensure functional correctness prior to tapeout. Generating the corner cases to test these designs is a mostly manual process, where completion is hard to judge. Experience shows that the errors that are caught late in the design, many post-silicon, are interactions between different components in very improbable corner case situations. In this paper we present a technique that targets such error-causing interactions by automatically generating test vectors that will cause the processor to exercise all transitions of the control logic in simulation. We use techniques from formal verification to derive transition tours of a fully enumerated state graph of the control logic of the processor. Our system works from a Verilog description of the original machine and is currently being used to validate an embedded dual-issue processor in the node controller of the Stanford FLA...

Citations

732	The Design and Validation of Computer Protocols - Holzmann - 1991
311	The Stanford Flash Multiprocessor - Kuskin, Ofelt, et al. - 1994
257	Superscalar Microprocessor Design - Johnson - 1991
242	Automatic Verification of Pipelined Microprocessor Control - Burch, Dill - 1994
217	C.: Protocol Verification as a Hardware Design Aid - Dill, Drexler, et al. - 1992
101	An optimization technique for protocol conformance test generation based on UIO sequences and Rural Chinese Postman Tours - Aho, Dahbura, et al. - 1988
41	Formally verifying a microprocessor using a simulation methodology - Beatty, Bryant - 1994
27	Euler tours and the Chinese postman - Edmonds, Johnson, et al. - 1973
4	Architectural verification of processors using symbolic instruction graphs - Chandra, Iyengar, et al. - 1994
3	Logic Emulation Aids Design Process - Gateley - 1994
2	Satoshi Kowatari, Tsuneo Nakata and Fumiyasu Hirose, “Automatic Test Program Generation for Pipelined Processors - Iwashita - 1994