CiteSeerX — First-Order Incremental Block-Based Statistical Timing Analysis

First-Order Incremental Block-Based Statistical Timing Analysis (2004) [61 citations — 4 self]

Popular Tags

No tags have been applied to this document.

BibTeX | Add To MetaCart

@INPROCEEDINGS{Visweswariah04first-orderincremental,
    author = {C. Visweswariah and K. Ravindran and K. Kalafala and S. G. Walker and S. Narayan},
    title = {First-Order Incremental Block-Based Statistical Timing Analysis},
    booktitle = {In DAC},
    year = {2004},
    pages = {331--336}
}

Bookmarks

OpenURL

Abstract:

Variability in digital integrated circuits makes timing verification an extremely challenging task. In this paper, a canonical first order delay model is proposed that takes into account both correlated and independent randomness. A novel linear-time block-based statistical timing algorithm is employed to propagate timing quantities like arrival times and required arrival times through the timing graph in this canonical form. At the end of the statistical timing, the sensitivities of all timing quantities to each of the sources of variation are available. Excessive sensitivities can then be targeted by manual or automatic optimization methods to improve the robustness of the design. This paper also reports the first incremental statistical timer in the literature which is suitable for use in the inner loop of physical synthesis or other optimization programs. The third novel contribution of this paper is the computation of local and global criticality probabilities. For a very small cost in CPU time, the probability of each edge or node of the timing graph being critical is computed. Numerical results are presented on industrial ASIC chips with over two million logic gates.

Citations

104	Statistical timing analysis considering spatial correlations using a single PERT-like traversal – Chang, Sapatnekar - 2003
65	Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations – Agarwal, Blaauw, et al. - 2003
64	Greatest of a Finite Set of Random Variables – Clark - 1961
30	Death, Taxes and Failing Chips – Visweswariah - 2003
28	Statistical timing for parametric yield prediction of digital integrated circuits – Jess, Kalafala, et al. - 2003
24	Fast statistical timing analysis by probabilistic event propagation – Liou, Cheng, et al. - 2001
23	Statistical delay calculation, a linear time method – Berkelaar - 1997
16	Computation and refinement of statistical bounds on circuit delay – Agarwal, Blaauw, et al. - 2003
15	Path-based statistical timing analysis considering inter- and intra-die correlations – Agarwal, Blaauw, et al. - 2002
6	Ginneken, “Incremental timing analysis – Abato, Drumm, et al. - 1993
5	The moment-generating function of the minimum of bivariate normal random variables – Cain - 1994
4	Network timing analysis method which eliminates timing variations between signals traversing a common circuit path – Hathaway, Alvarez, et al. - 1997
3	Explicit computation of performance as a function of process variation – Scheffer - 2002
2	System and method for statistical timing analysis of digital circuits,” Docket YOR9-2003-401 – Visweswariah - 2003
2	System and method for incremental statistical timing analysis of digital circuits,” Docket YOR9-2003-403 – Visweswariah - 2003
1	Dfm in synthesis,” research report – Jess - 2001
1	System and method for probabilistic criticality prediction of digital circuits,” Docket YOR9-2003-402 – Visweswariah - 2003