Abstract

The Verilog hardware description language (HDL) is widely used to model the structure and behaviour of digital systems ranging from simple hardware building blocks to complete systems. Its semantics is based on the scheduling of events and the propagation of changes. Different Verilog models of the same device are used during the design process and it is important that these be `equivalent'; formal methods for ensuring this could be commercially significant. Unfortunately, there is very little theory available to help. This self-contained tutorial paper explains the semantics of Verilog informally and poses a number of logical and semantic problems that are intended to provoke further research. Any theory developed to support Verilog is likely to be useful for the analysis of the similar (but more complex) language VHDL.

Citations

362	Introduction to VLSI Systems - Mead, Conway - 1980
85	Why higher-order logic is a good formalism for specifying and verifying hardware - Gordon - 1985
23	Specification and verification using higher-order logic: A case study - Hanna, Daeche - 1986
8	A denotational definition of the VHDL simulation Kernel - Davis - 1993
8	VHDL verification in the State Delta Verification System (SDVS - Filippenko - 1991
5	Operational Semantics for Process-Based Simulation Languages. Part 2: Demos - Birtwistle, Tofts - 1994
5	The Verilog Hardware Description Language, second edition, published by - Thomas, Moorby - 1994