## Hierarchical Symbolic Analysis of Analog Integrated Circuits via Determinant Decision Diagrams (2000)

Venue: | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.19, Apr 2000 |

Citations: | 2 - 0 self |

### BibTeX

@INPROCEEDINGS{Tan00hierarchicalsymbolic,

author = {Xiang-dong Tan and C. -j. Richard Shi and Senior Member},

title = {Hierarchical Symbolic Analysis of Analog Integrated Circuits via Determinant Decision Diagrams},

booktitle = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.19, Apr 2000},

year = {2000},

pages = {401}

}

### OpenURL

### Abstract

A new approach is proposed to hierarchical symbolic analysis of large analog integrated circuits. It consists of performing symbolic suppression of each subcircuit to its terminals in terms of subcircuit matrix determinants and cofactors, and applying Cramer's rule to solve symbolically the set of equations at the top level of the circuit hierarchy. The novelty of the proposed approach is to use an annotated, directed and acyclic graph, called Determinant Decision Diagram (DDD), to represent symbolic determinants of subcircuit matrices and cofactors used in subcircuit suppression, as well as symbolic determinants of the top-level circuit matrix and cofactors required in applying Cramer's rule. DDD enables systematically exploiting the inherent sparsity of circuit matrices and the sharing of symbolic expressions. It is capable of representing a huge number of symbolic product terms in a canonical and highly compact manner. The proposed approach is illustrated using a Cauer parameter low...

### Citations

113 |
Computer Methods for Circuit Analysis and Design
- Vlach, Singhal
- 1983
(Show Context)
Citation Context ...ircuit Analysis For a linear(ized), time-invariant analog circuit, its system of equations can be formulated by, for example, the modified nodal analysis (MNA) approach, in the following general form =-=[15]-=-: Ax = b; (1) where x is the vector of node-voltage and branch-current variables, A is the modified nodal admittance matrix or simply the circuit matrix, and b represents the external sources. . . . .... |

47 |
Symbolic Analysis for Automated Design of Analog Integrated Circuits
- Gielen, Sansen
- 1991
(Show Context)
Citation Context ...bolic parameters and the frequency defined at some nominal design points or over some ranges. It can be performed before/during the generation of symbolic terms [1, 7, 10, 17] or after the generation =-=[2, 4, 16]-=-. The simplified expressions, however, only have sufficient accuracy at some points or over some frequency ranges. Even worse, simplification often loses certain information, such as sensitivity with ... |

34 |
Symbolic analysis methods and applications for analog circuits: A tutorial overview
- Gielen, Wambacq, et al.
- 1994
(Show Context)
Citation Context ...tics of a circuit in terms of symbolic parameters. It is important for many applications such as optimum topology selection, design space exploration, behavioral model generation, and fault detection =-=[5]-=-. Symbolic analysis, however, has not been widely used by circuit designers. The root of the difficulty is apparent: the number of product terms in a fully expended symbolic expression may increase ex... |

23 |
A unified approach to the approximate symbolic analysis of large analog integrated circuits
- Yu, Sechen
(Show Context)
Citation Context ...he relative numerical magnitudes of symbolic parameters and the frequency defined at some nominal design points or over some ranges. It can be performed before/during the generation of symbolic terms =-=[1, 7, 10, 17]-=- or after the generation [2, 4, 16]. The simplified expressions, however, only have sufficient accuracy at some points or over some frequency ranges. Even worse, simplification often loses certain inf... |

18 |
A hierarchical network approach to symbolic analysis of large scale networks
- Hassoun, Lin
- 1995
(Show Context)
Citation Context ...ion, such as sensitivity with respect to parasitics, which is crucial for circuit optimization and testability analysis. Hierarchical decomposition is to generate symbolic expressions in nested forms =-=[6, 11]-=-. There are two methods known as topological analysis [11] and network formulation [6]. Both are based on the sequence-of-expressions concept to obtain the circuit transfer functions. ffl Topological ... |

18 |
Flowgraph analysis of large electronic networks
- Starzyk, Konczykowska
- 1986
(Show Context)
Citation Context ...ion, such as sensitivity with respect to parasitics, which is crucial for circuit optimization and testability analysis. Hierarchical decomposition is to generate symbolic expressions in nested forms =-=[6, 11]-=-. There are two methods known as topological analysis [11] and network formulation [6]. Both are based on the sequence-of-expressions concept to obtain the circuit transfer functions. ffl Topological ... |

14 | Hierarchical symbolic analysis of large analog circuits with determinant decision diagrams
- Tan, Shi
- 1998
(Show Context)
Citation Context ...Technology Directorate, and by Rockwell Semiconductor Systems. Some preliminary results of this paper appeared in Proc. IEEE Int. Symp. Circuits and Systems, 1998. Monterey, CA, May 31 - June 3, 1998 =-=[12]-=-. 1. Introduction Symbolic analysis is to calculate the behaviors or the characteristics of a circuit in terms of symbolic parameters. It is important for many applications such as optimum topology se... |

13 | Symbolic analysis of large analog circuits with determinant decision diagrams
- Shi, Tan
- 1997
(Show Context)
Citation Context ...to exact symbolic analysis. It takes advantage of both hierarchical decomposition and a recently introduced graphical representation of symbolic determinants called Determinant Decision Diagram (DDD) =-=[9]-=-. DDD can exploit the sparsity of circuit matrices and the sharing among symbolic expressions in a systematic manner. For example, 1.01\Theta10 8 symbolic product terms can be represented by a diagram... |

11 | DC small signal symbolic analysis of large analog integrated circuits - Hsu, Sechen - 1994 |

10 |
Lazy-expansion symbolic expression approximation in synap
- Seda, Degrauwe, et al.
- 1992
(Show Context)
Citation Context ...he relative numerical magnitudes of symbolic parameters and the frequency defined at some nominal design points or over some ranges. It can be performed before/during the generation of symbolic terms =-=[1, 7, 10, 17]-=- or after the generation [2, 4, 16]. The simplified expressions, however, only have sufficient accuracy at some points or over some frequency ranges. Even worse, simplification often loses certain inf... |

9 |
A new reliable approximation method for expanded symbolic network functions
- Wambacq, Gielen, et al.
- 1996
(Show Context)
Citation Context ...bolic parameters and the frequency defined at some nominal design points or over some ranges. It can be performed before/during the generation of symbolic terms [1, 7, 10, 17] or after the generation =-=[2, 4, 16]-=-. The simplified expressions, however, only have sufficient accuracy at some points or over some frequency ranges. Even worse, simplification often loses certain information, such as sensitivity with ... |

7 |
On simplification techniques for symbolic analysis of analog integrated circuits
- Fern'andez, Mart'in, et al.
- 1992
(Show Context)
Citation Context ...bolic parameters and the frequency defined at some nominal design points or over some ranges. It can be performed before/during the generation of symbolic terms [1, 7, 10, 17] or after the generation =-=[2, 4, 16]-=-. The simplified expressions, however, only have sufficient accuracy at some points or over some frequency ranges. Even worse, simplification often loses certain information, such as sensitivity with ... |

7 |
Sensitivity analysis of large linear networks using symbolic program
- Lin
- 1992
(Show Context)
Citation Context ...ke enormous CPU time. Manipulations, other than evaluation, of the resulting sequences of expressions are known to be complicated and often require dedicated efforts, e.g., sensitivity calculation in =-=[8]-=- and lazy approximation in [10]. In this paper, we present a new hierarchical approach to exact symbolic analysis. It takes advantage of both hierarchical decomposition and a recently introduced graph... |

4 |
Matrix reduction and numerical approximation during computation techniques for symbolic analog circuit analysis
- Chang, MacKey, et al.
- 1992
(Show Context)
Citation Context ...he relative numerical magnitudes of symbolic parameters and the frequency defined at some nominal design points or over some ranges. It can be performed before/during the generation of symbolic terms =-=[1, 7, 10, 17]-=- or after the generation [2, 4, 16]. The simplified expressions, however, only have sufficient accuracy at some points or over some frequency ranges. Even worse, simplification often loses certain inf... |

4 |
Decomposition Algorithms for Parallel and Vector Computation,” Analog Methods for Computer-Aided Circuit Analysis and Design
- Vlach, “LU
- 1988
(Show Context)
Citation Context ...ression can be performed for all the subcircuits by visiting the circuit hierarchy in a bottom-up fashion. Hierarchical numerical analysis performs (4) and (5) numerically by partial LU decomposition =-=[14]-=-. Hierarchical symbolic analysis is to introduce intermediate variables to represent (4) and (5), which leads to a sequence of expressions [6, 11]. In the network formulation approach [6], the interna... |

3 |
Rodr'iguez-V'azquez "Symbolic analysis tools---the state of the art
- Fern'andez, A
- 1996
(Show Context)
Citation Context ...ities exponential in the size of a circuit. To cope with the circuit-size limitation problem, modern symbolic analyzers rely on two techniques---symbolic simplification and hierarchical decomposition =-=[3]-=-. Symbolic simplification is to discard those insignificant terms based on the relative numerical magnitudes of symbolic parameters and the frequency defined at some nominal design points or over some... |

2 |
Balanced multi-level multi-way partitioning of large analog circuits for hierarchical symbolic analysis
- Tan, Shi
- 1999
(Show Context)
Citation Context ...ized. Such a requirement essentially calls for minimizing the total number of the boundary variables of subcircuits. Finding the optimal partitions for DDD-based hierarchical analysis is addressed in =-=[13]-=-. ffl The new method is applicable to arbitrary tree hierarchies of a circuit, and is thus superior to the topological method [11] where symbolic analysis has to be performed from the flatten circuits... |