Theory and Algorithm of Local-Refinement-Based Optimization with Application to Device and Interconnect Sizing

Theory and Algorithm of Local-Refinement-Based Optimization with Application to Device and Interconnect Sizing (1999)

Cached

Download Links

Other Repositories/Bibliography

DBLP

by Jason Cong , Lei He

Venue:	IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Citations:	7 - 0 self

BibTeX

@ARTICLE{Cong99theoryand,
    author = {Jason Cong and Lei He},
    title = {Theory and Algorithm of Local-Refinement-Based Optimization with Application to Device and Interconnect Sizing},
    journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
    year = {1999},
    volume = {18},
    pages = {406--420}
}

Bookmark

OpenURL

Abstract

In this paper we formulate three classes of optimization problems: the simple, monotonically constrained, and bounded Cong-He (CH)-programs. We reveal the dominance property under the local refinement (LR) operation for the simple CH-program, as well as the general dominance property under the pseudo-LR operation for the monotonically constrained CH-program and the extended-LR operation for the bounded CH-program. These properties enable a very efficient polynomial-time algorithm, using different types of LR operations to compute tight lower and upper bounds of the exact solution to any CH-program. We show that the algorithm is capable of solving many layout optimization problems in deep submicron iterative circuit and/or high-performance multichip module (MCM) and printed circuit board (PCB) designs. In particular, we apply the algorithm to the simultaneous transistor and interconnect sizing problem, and to the global interconnect sizing and spacing problem considering the coupling cap...

Citations

842	Linear and nonlinear programming - Luenberger - 1984
147	TILOS: A Posynomial Programming Approach to Transistor Sizing - Fishburn, Dunlop - 1985
137	Fastcap: A Multipole Accelerated 3-D Capacitance Extraction Program - Nabors, White - 1991
91	Optimal wire sizing and buffer insertion for low power and a generalized delay model - Lillis, Cheng, et al. - 1995
90	Performance optimization of VLSI interconnect layout - Cong, He, et al. - 1996
81	An exact solution to the transistor sizing problem for cmos circuits using convex optimization - Sapatnekar, Rao, et al. - 1993
59	Interconnect Design for Deep Submicron ICs - Cong, Pan, et al. - 1997
50	Modeling the “Effective Capacitance” for the RC Interconnect of CMOS gates - Qian, Pullela, et al. - 1994
49	Simultaneous driver and wire sizing for performance and power optimization - Cong, Koh - 1994
48	Optimal wiresizing under the distributed Elmore delay model - Cong, Leung - 1995
38	Optimal wiresizing for interconnects with multiple sources - Cong, He - 1996
37	Geometric programming: methods, computations and applications - Ecker - 1980
36	Interconnect sizing and spacing with consideration of coupling capacitance - Cong, He, et al.
31	L.T.: A sequential quadratic programming approach to concurrent gate and wire sizing - Menezes, Baldick, et al. - 1995
24	Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation - Chen, Chang, et al. - 1996
22	Gamal, A.: Optimal wire and transistor sizing for circuits with nontree topology - Vandenberghe, Boyd, et al. - 1997
19	Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodology - Cong, He, et al. - 1997
16	A sensitivity-based wiresizing approach to interconnect optimization of lossy transmission line topologies - Xue, Kuh, et al. - 1996
15	Simultaneous buffer and wire sizing for performance and power optimization - Cong, Koh, et al. - 1996
14	Wire sizing as a convex optimization problem: Exploring the area delay tradeoff - SAPATNEKAR - 1996
13	Simultaneous gate and interconnect sizing for circuit-level delay optimization - Menezes, Pullela, et al. - 1995
12	A New Approach to Simultaneous Buffer Insertion and Wire Sizing - Chu, Wong - 1997
10	A fast algorithm for optimal wire-sizing under Elmore delay model - Chen, Wong - 1996
10	Greedy wire-sizing is linear time - Chu, Wong - 1998
10	Table-lookup methods for improved performancedriven routing - Lillis, Buch - 1998
7	Theory and algorithm of local-refinement based optimization with application to device and interconnect sizing - Cong, He - 1999
4	A 12.7Mchip/s all-digital BPSK direct sequence spread-spectrum IF transceiver in 1.2m CMOS - Chien, Yang, et al. - 1994
2	efficient approach to simultaneous transistor and interconnect sizing - “An - 1996
1	User manual for TRIO—UCLA interconnect optimization package - Cong, He, et al. - 1998
1	transistor and interconnect sizing based on the general dominance property - “Simultaneous - 1996
1	efficient technique for device and interconnect optimization in deep submicron designs - “An - 1998