Abstract

When developing software for embedded systems, the set of essential tools includes a compiler and an instruction set simulator. Since software and hardware are often designed in parallel, the tools must be easily adaptable to the changing target architecture. For the compiler, its back-end (the code generator) must be retargetable. Abstraction from the target machine is the key to an automated approach. Additionally, abstraction from tool-internal strategies permits the utilization of a unified machine description for all tools. In this chapter, the machine description formalism nML is presented along with the retargetable code generator Cbc and the instruction set simulation environment Sigh/Sim. 1 INTRODUCTION For the realization of retargetable software development tools such as a code generator and an instruction set simulator, several aspects of the potential target machines must be modeled in an abstract manner. These machine models are necessary to formalize the tool's methods...

Citations

3633	Computer Architecture - A Quantitative Approach, 2nd Edition - Hennessy, Patterson - 1996
74	Describing Instruction set Processors Using nML - Fauth, Praet, et al. - 1995
44	The nML Machine Description Formalism - Freericks - 1993
28	Instruction Set Processor Specifications (ISPS): The Notion and its Applications - Barbacci - 1981
27	Tree-based mapping of algorithms to predefined structures - Marwedel - 1993
23	The VHDL CookBook - Ashenden - 1990
23	Retargetable compiler code generation - Ganapathi, Fisher, et al. - 1982
22	Retargetable Instruction Scheduling for Pipelined Processors - Bradlee - 1991
20	Combined Scheduling and Data Routing for Programmable ASIC Systems - Hartmann - 1992
18	Automated generation of DSP program development tools using a machine description formalism - Fauth, Knoll - 1993
16	Generation of Hardware Machine Models from Instruction Set Descriptions - Fauth, Freericks, et al. - 1993
12	Hagiwara: The MPG System: A Machine-Independent Efficient Microprogram Generator - Baba, H
12	Insulin: An instruction set simulation environment - Sutarwala, Paulin, et al. - 1993
10	Tjiang, "Code generation using tree matching and dynamic programming - Aho, Ganapathi, et al. - 1989
10	Translating Signal Flowcharts into Microcode for Custom Digital Signal Processors - Fauth, Knoll - 1993
10	Global code selection of directed acyclic graphs - Fauth, Hommel, et al. - 1994
9	An Object-oriented Framework Supporting the Full High-level Synthesis Trajectory - Lanneer, Goossens, et al. - 1991
5	Design Models and Data-Path Mapping for Signal Processing Architectures - Lanneer - 1993
4	A new method for compiler code generation (Extended Abstract - Glanville, Graham - 1978
4	The Architecture of Pipelined Computers. Hemisphere - Kogge - 1981
3	Praet et al., "Instruction Set Definition and Instruction Selection for ASIPs - Van - 1994
2	et al., "The MIMOLA Language Version 4.1 - Bashford - 1994
1	Synthese von DSP-Algorithmen fur flexible Multiprozessorstrukturen - Hartmann - 1993
1	Sigh/Sim -- an Environment fo Retargetable Instruction Set Simulation - Lohr, Fauth, et al. - 1993