Hardware for Speculative Parallelization of Partially-Parallel Loops in DSM Multiprocessors (1999)
by
Ye Zhang
,
Lawrence Rauchwerger
,
Josep Torrellas
| Citations: | 31 - 5 self |
BibTeX
@MISC{Zhang99hardwarefor,
author = {Ye Zhang and Lawrence Rauchwerger and Josep Torrellas},
title = {Hardware for Speculative Parallelization of Partially-Parallel Loops in DSM Multiprocessors},
year = {1999}
}
Years of Citing Articles
Bookmark
 |
 |
 |
 |
 |
 |
OpenURL
Abstract
Citations
| 210 | The potential for using thread-level data speculation to facilitate automatic parallelization - Steffan, Mowry - 1998 |
| 185 | The LRPD test: Speculative run-time parallelization of loops with privatization and reduction parallelization - Rauchwerger, Padua - 1995 |
| 175 | Data speculation support for a chip multiprocessor - Hammond, Willey, et al. - 1998 |
| 174 | Speculative versioning cache - Vijaykumar, Gopal, et al. - 2001 |
| 51 | Runtime compilation methods for multicomputers - Wu, Saltz, et al. - 1991 |
| 49 | Hardware and software support for speculative execution of sequential binaries on a chip-multiprocessor - Krishnan, Torrellas - 1998 |
| 33 | Hardware for speculative run-time parallelization in distributed shared-memory multiprocessors - Rauchwerger, Zhan, et al. - 1998 |
| 4 | DSM Hardware for Speculative Parallelization - Zhang - 1999 |
