Fast DES Implementations for FPGAs and its Application to a Universal Key-Search Machine (0)
| Venue: | Queen's University |
| Citations: | 23 - 5 self |
BibTeX
@INPROCEEDINGS{Kaps_fastdes,
author = {Jens-peter Kaps and Christof Paar},
title = {Fast DES Implementations for FPGAs and its Application to a Universal Key-Search Machine},
booktitle = {Queen's University},
year = {},
pages = {234--247},
publisher = {Springer-Verlag}
}
Bookmark
 |
 |
 |
 |
 |
 |
OpenURL
Abstract
. Most modern security protocols and security applications are defined to be algorithm independent, that is, they allow a choice from a set of cryptographic algorithms for the same function. Therefore a key-search machine which is also defined to be algorithm independent might be interesting. We researched the feasibility of a universal key-search machine using the Data Encryption Standard (DES) as an example algorithm. Field Programmable Gate Arrays (FPGA) provide an ideal match for an algorithm independent cracker as they can switch algorithms on-the-fly and run much faster than software. We designed, implemented and compared various architecture options of DES with strong emphasis on high-speed performance. Techniques like pipelining and loop unrolling were used and their effectiveness for DES on FPGAs investigated. The most interesting result is that we could achieve data rates of up to 403 Mbit/s using a standard Xilinx FPGA. This result is by a factor 31 faster than software imp...
Citations
| 2057 | Handbook of Applied Cryptography - Menezes, Oorschot, et al. - 1997 |
| 82 | Minimal key lengths for symmetric ciphers to provide adequate commercial security - Blaze, Diffie, et al. - 1996 |
| 65 | Applied Cryptography, Second Edition: Protocols, Algorithms and Source Code in C - Schneier - 1996 |
| 65 | Efficient DES key search - Wiener - 1994 |
| 55 | M.: Exhaustive cryptanalysis of the NBS data encryption standard - Diffie, Hellman - 1977 |
| 33 | A High-Speed DES Implementation for Network Applications - Eberle - 1992 |
| 21 | A case study of partially evaluated hardware circuits: Key-specific DES - Leonard, Mangione-Smith - 1997 |
| 17 | Cryptography: Theory and Practice (Discrete Mathematics and Its Applications), 2nd edition - Stinson - 2002 |
| 11 | A 1 Gbit/second GaAs DES chip - H, THACKER - 1992 |
| 6 | Speed FPGA Architectures for the Data Encryption Standard - Kaps, “High - 1998 |
| 2 | Securing asynchronous tranfer mode networks - Haskins - 1997 |
| 1 | A successful attack against the DES - Hendessi, Aref - 1994 |
