Specification and Verification of Gate-Level VHDL Models of Synchronous and Asynchronous Circuits (1994)

by David M. Russinoff
Citations:2 - 0 self