A Fast Analytical Technique for Estimating the Bounds of On-Chip Clock Wire Inductance (2001)

Cached

Download Links

by Yi-Chang Lu , Kaustav Banerjee , Mustafa Celik , Robert W. Dutton
Venue:Proceedings of the IEEE Custom Integrated Circuits Conference
Citations:8 - 2 self