Interconnect Performance Estimation Models for Design Planning

Interconnect Performance Estimation Models for Design Planning (2001)

Cached

Download Links

Other Repositories/Bibliography

DBLP

by Jason Cong , Zhigang (David) Pan

Venue:	IEEE Trans. Computer-Aided Design
Citations:	21 - 3 self

BibTeX

@ARTICLE{Cong01interconnectperformance,
    author = {Jason Cong and Zhigang (David) Pan},
    title = {Interconnect Performance Estimation Models for Design Planning},
    journal = {IEEE Trans. Computer-Aided Design},
    year = {2001},
    volume = {20},
    pages = {739--752}
}

Bookmark

OpenURL

Abstract

This paper presents a set of interconnect performance estimation models for design planning with consideration of various effective interconnect layout optimization techniques, including optimal wire sizing, simultaneous driver and wire sizing, and simultaneous buffer insertion/sizing and wire sizing. These models are extremely efficient, yet provide high degree of accuracy. They have been tested on a wide range of parameters and shown to have over 90% accuracy on average compared to running best-available interconnect layout optimization algorithms directly. As a result, these fast yet accurate models can be used efficiently during high-level design space exploration, interconnect-driven design planning/synthesis, and timing-driven placement to ensure design convergence for deep submicrometer designs.

Citations

382	Circuits, interconnections and packaging for VLSI - Bakoglu - 1990
320	The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers - Elmore - 1948
160	Signal delay in RC tree networks - Rubenstein, Penfield, et al. - 1983
91	Optimal wire sizing and buffer insertion for low power and a generalized delay model - Lillis, Cheng, et al. - 1995
90	Performance optimization of VLSI interconnect layout - Cong, He, et al. - 1996
74	Application-Specific Integrated Circuits - John, Smith - 1997
71	Ginneken, “Buffer placement in distributed RC-Tree network for minimal Elmore delay - van - 1990
71	Planning for Performance - Otten, Brayton - 1998
66	Wire segmenting for improved buffer insertion - Alpert, Devgan - 1997
64	Buffer block planning for interconnect-driven floorplanning - Cong, Kong, et al. - 1999
62	Performance-Driven Interconnect Design Based on Distributed RC Delay Model - Cong, Leung, et al. - 1993
59	Interconnect Design for Deep Submicron ICs - Cong, Pan, et al. - 1997
58	An interconnect-centric design flow for nanometer technologies - Cong
57	Buffer insertion for noise and delay optimization - Alpert, Devgan, et al. - 1998
51	Buffered Steiner Tree Construction with Wire Sizing for Interconnect Layout Optimization - Okamoto, Cong - 1996
49	Simultaneous driver and wire sizing for performance and power optimization - Cong, Koh - 1994
48	Optimal wiresizing under the distributed Elmore delay model - Cong, Leung - 1995
43	New Performance Driven Routing Techniques with Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing - Lillis, Cheng, et al. - 1996
41	RC interconnect optimization under the Elmore delay model - Sapatnekar - 1994
38	Optimal wiresizing for interconnects with multiple sources - Cong, He - 1996
37	Challenges and opportunities for design innovations in nanometer technologies,” SRC Working Paper - Cong - 1997
36	Interconnect sizing and spacing with consideration of coupling capacitance - Cong, He, et al.
35	Optimal wiresizing formula under the Elmore delay model - Chen, Chen, et al. - 1996
35	Closed Form Solution to Simultaneous Buffer Insertion / Sizing and Wire Sizing - Chu, Wong - 2001
24	Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation - Chen, Chang, et al. - 1996
24	Interconnect Estimation and Planning for Deep Submicron Designs - Cong, Pan - 1999
22	Interconnect delay estimation models for synthesis and design planning - Cong, Pan - 1999
22	Global wires harmful - Otten - 1998
20	An Optimized Output Stage for MOS Integrated Circuits - Lin, Linholm - 1975
20	Accurate Layout Area and Delay Modeling for System Level Design - Ramachandran, Kurdahi, et al. - 1992
15	Schevon, \Shaping a distributedRC line to minimize elmore delay - Fishburn, A - 1995
15	Simultaneous buffer and wire sizing for performance and power optimization - Cong, Koh, et al. - 1996
13	Shaping a VLSI wire to minimize Elmore delay - Fishburn - 1997
11	Optimal shape function for a bi-directional wire under Elmore delay model - Gao, Wong - 1997
10	An efficient and optimal algorithm for simultaneous buffer and wire sizing - Chu, Wong - 1999
9	Optimal wire sizing function with fringing capacitance consideration - Chen, Wong - 1997
9	EWA: Efficient wiring-sizing algorithm for signal nets and clock nets - Kay, Pileggi - 1998
9	Timing metrics for physical design of deep submicron technologies - Pileggi - 1998
7	Theory and algorithm of local-refinement based optimization with application to device and interconnect sizing - Cong, He - 1999
7	A quadratic programming approach to simultaneous buffer insertion/sizing and wire sizing - Chu, Wong - 1999
6	On the Optimal Drivers for High-Speed Low Power ICs - Zhou, Liu - 1996
3	UCLA Tree Repeater Interconnect Optimization Package - Cong, He, et al. - 1999
3	Numerical Recipes in FORTRAN--The Art of Scienctfic Computing - Press, Teukolsky, et al. - 1992
2	Layout driven logic synthesis system - Chen, Tsai, et al. - 1995
2	Performance Estimation Models for Optimized Interconnects (IPEM - Cong, Long, et al. - 1999
2	Analysis and justification of a simple, practical 2 IaP-d capacitance extraction methodology - Cong, He, et al. - 1997
1	delay and area estimation for multiple-pin nets - “Interconnect - 1999
1	estimation and planning for deep submicron designs - “Interconnect - 1999
1	Combining technology mapping and layout - Pedram, Bhat, et al. - 1997
1	Gtx: The gsrc technology extrapolation system - Caldwell, Kahng, et al. - 2000