Simultaneous Transistor and Interconnect Sizing Using General Dominance Property

Simultaneous Transistor and Interconnect Sizing Using General Dominance Property (1995)

Cached

Download Links

by Jason Cong , Lei He

Venue:	in Proc. ACM SIGDA Workshop on Physical Design
Citations:	7 - 6 self

BibTeX

@TECHREPORT{Cong95simultaneoustransistor,
    author = {Jason Cong and Lei He},
    title = {Simultaneous Transistor and Interconnect Sizing Using General Dominance Property},
    institution = {in Proc. ACM SIGDA Workshop on Physical Design},
    year = {1995}
}

Bookmark

OpenURL

Abstract

In this paper, we study the simultaneous transistor and interconnect sizing (STIS) problem. Our contributions include: (1) We formulated the STIS problem using a distributed RC circuit model which models the waveformdependent transistor resistances, the distributed nature of the interconnects and the transistor-interconnect interactions. (2) We showed a general dominance property for a large class of posynomial functions (Theorems 1 and 2) and developed efficient algorithms based on recursive local refinement or bundled refinement for optimizing such functions. Although our intended application is to develop optimal algorithms for the STIS problem under a wide range of transistor and interconnect models, it also has direct applications to many other optimization problems in VLSI CAD and other domains. (3) Based on the general dominance property, we developed efficient and optimal algorithms for the STIS problem, which are much more efficient than the mathematical programming based methods such as the convex-programming based transistor-sizing and superior to the sensitivity-based heuristics used in many transistor or interconnect sizing works in terms of both global convergence and optimality. The preliminary experiments for both transistor sizing and simultaneous transistor and interconnect sizing are reported. To our knowledge, this is the first in-depth study of the simultaneous transistor and interconnect sizing problem. 1 1

Citations

320	The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers - Elmore - 1948
170	Principles of CMOS VLSI Design – A systems Perspective, 2nd edition - Weste, Esraghian - 1993
140	Short circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits - Veendrick - 1984
111	A new algorithm for minimizing convex functions over convex sets - Vaidya - 1996
81	An exact solution to the transistor sizing problem for cmos circuits using convex optimization - Sapatnekar, Rao, et al. - 1993
71	CMOS circuit speed and buffer optimization - Hedenstierna, Jeppson - 1987
49	Simultaneous driver and wire sizing for performance and power optimization - Cong, Koh - 1994
48	Optimal wiresizing under the distributed Elmore delay model - Cong, Leung - 1995
41	RC interconnect optimization under the Elmore delay model - Sapatnekar - 1994
38	Optimal wiresizing for interconnects with multiple sources - Cong, He - 1996
37	Switch-level timing verifier for digital MOS VLSI - Ousterhout - 1985
16	M.J.: Transistor sizing for minimizing power consumption of cmos circuits under delay constraint - Borah, Owens, et al. - 1995
16	Timing and area optimization for standard-cell VLSI circuit design - Chuang, Sapatnekar, et al. - 1995
13	Simultaneous gate and interconnect sizing for circuit-level delay optimization - Menezes, Pullela, et al. - 1995
9	Computing the Entire Active Area/Power Consumption versus Delay Trade-off Curve for Gate Sizing with a Piecewise Linear Simulator - Berkelaar, Jess - 1994
6	P.H.Madden,\Performance-Driven Routing with Multiple Sources - Cong - 1995
5	A Circuit Model for Predicting Transient Delays - Pilling, Skalnik - 1972
2	Geometric Programming: Methods, Computations and Appicaltions - Ecker - 1980
2	TILOS: A Psoynomial Programming Approach to Transistor Sizing - Fishburn, Dunlop - 1985
1	Dynamically-Wiresized Elmore-Based Routing Constructions - al
1	Switch-Level Timing Simulation - Rao, Hajj - 1985