Formal Verification of the VAMP Floating Point Unit

Formal Verification of the VAMP Floating Point Unit (2001)

Cached

Download Links

Other Repositories/Bibliography

DBLP

by Christoph Berg , Christian Jacobi

Venue:	In CHARME 2001, volume 2144 of LNCS
Citations:	9 - 6 self

BibTeX

@INPROCEEDINGS{Berg01formalverification,
    author = {Christoph Berg and Christian Jacobi},
    title = {Formal Verification of the VAMP Floating Point Unit},
    booktitle = {In CHARME 2001, volume 2144 of LNCS},
    year = {2001},
    pages = {325--339},
    publisher = {Springer}
}

Years of Citing Articles

Bookmark

OpenURL

Abstract

We report on the formal verification of the floating point unit used in the VAMP processor. The FPU is fully IEEE compliant, and supports denormals and exceptions in hardware. The supported operations are addition, subtraction, multiplication, division, comparison, and conversions. The hardware is verified on the gate level against a formal description of the IEEE standard by means of the theorem prover PVS.

Citations

3633	Computer Architecture: A Quantitative Approach - Hennessy, Patterson - 1990
1207	Symbolic Model Checking - McMillan - 1993
490	PVS: A prototype verification system - Owre, Rushby, et al. - 1992
35	The Formal Verification of a Pipelined Double-Precision - Aagaard, Seger - 1995
31	Formal Methods applied to floating-point Number System - Barrett - 1987
30	Computer Architecture: Complexity and Correctness - Mueller, Paul - 2000
30	A generic library of floating-point numbers and its application to exact computing - Daumas, Rideau, et al. - 2001
28	Defining the IEEE-854 floating-point standard - Miner - 1995
28	A mechanically checked proof of IEEE compliance of the floating point multiplication, division and square root algorithms of the AMD-K7 processor - Russinoff - 1998
25	Formally verifying ieee compliance of floating-point hardware - O’Leary, Zhao, et al. - 1999
24	Floating point verification in HOL light: the exponential function - Harrison - 1997
23	Verification of all circuits in a floating-point unit using word-level model checking - Chen, Clarke, et al.
22	Bit-Level Analysis of an SRT Divider Circuit - Bryant - 1995
22	ACV: An Arithmetic Circuit Verifier - Chen, Bryant - 1996
20	Verifying the SRT division algorithm using theorem proving techniques - Clarke, German, et al. - 1996
19	Proving the IEEE correctness of iterative floating-point square root, divide, and remainder algorithms - Cornea-Hasegan - 1998
19	A Case Study in Formal Verification of Register-Transfer Logic with ACL2: The Floating Point - Russinoff - 1954
16	Modular verification of SRT division - Ruess, Srivas, et al. - 1996
14	Man A proof of the nonrestoring division algorithm and its implementation on an ALU - Verkest, Claesen, et al. - 1994
13	A mechanically checked proof of correctness of the AMD-K5 floating point square root microcode - Russinoff - 1999
12	Errata for 'An Implementation Guide to a Proposed Standard for Floating-Point Arithmetic - Coonen - 1981
12	Formal verification of complex out-of-order pipelines by combining model-checking and theorem-proving - Jacobi - 2002
11	Verification of IEEE compliant subtractive division algorithms - Miner, Leathrum - 1996
10	A PVS prover strategy package for common manipulations. Report NASA/TM-2002-211647, NASA Langley Research - Vito - 2002
8	Instantiating uninterpreted functional units and memory system: functional verification of the VAMP - Beyer, Jacobi, et al. - 2003
7	Formal verification of a basic circuits library - Berg, Jacobi, et al. - 2001
7	Verification of floating point adders - Chen, Bryant - 1998
7	On the design of IEEE compliant floating point units - Even, Paul - 1997
7	Proving the correctness of a complete microprocessor - Jacobi, Kröning - 2000
7	Formal Verification of a Fully IEEE Compliant Floating Point Unit - Jacobi - 2002
6	A Mechanically Checked Proof of the AMD5 K86 Floating Point Division Program - Moore, Lynch, et al. - 1998
6	How to Read Floating-Point Number Accurately - Clinger - 1990
6	Formal verification of a theory of ieee rounding - Jacobi - 2001
6	Multistep Gradual Rounding - Lee - 1989
5	Appendix A: Computer arithmetic - Goldberg - 1996
5	Mechanizing Verification of Arithmetic Circuits: SRT Division - Kapur, Subramaniam - 1997
5	Formal Verification of Pipelined Microprocessors - Kroening - 2001
5	z/Architecture: Principles of Operation - IBM - 2000
5	Proof engineering in the large: formal verification of Pentium 4 floating-point divider - Kaivola, Kohatsu - 2001
4	Formal verification of the Pentium 4 floating-point multiplier - Kaivola, Narasimhan - 2002
3	A machine checked theory of floating point arithmetic - Harrison - 1999
2	IA-64 floating point operations and the IEEE standard for binary floating-point arithmetic - Cornea-Hasegan - 1999
2	A formally verified theory of IEEE rounding. Unpublished, available at wwwwjp. cs.uni-sb.de/cj/ieee-lib.ps - Jacobi - 2001
2	IA-64 floating point operations and the IEEE standard for binary floating-point arithmetic - O'Leary, Zhao, et al. - 1999
1	Private communication - Russinoff - 2000
1	Formal verification of iterative algorithms - Aagaard, Jones, et al. - 2000
1	A hierarchical verification of the IEEE-754 table-driven floating-point exponential function using HOL - Abdel-Hamid - 2001
1	Table-driven floating-point exponential function using HOL - Abdel-Hamid, Taher, et al.
1	Correct hardware by synthesis from pvs. Unpublished,” Available athttp://busserver.cs.uni-sb.de/publikationen/BJKL02.pdf - Beyer, Jacobi, et al. - 2002
1	Efficiently producing default orthogonal IEEE double results using extended IEEE hardware,” Talk at 3rd Meeting of the Java Study Group - Golliver - 1998