## Design of Folded Cascode OTA in Different Regions of Operation through gm/ID Methodology

### BibTeX

@MISC{Dammak_designof,

author = {H. Daoud Dammak and S. Bensalem and S. Zouari and M. Loulou},

title = {Design of Folded Cascode OTA in Different Regions of Operation through gm/ID Methodology},

year = {}

}

### OpenURL

### Abstract

Abstract—This paper presents an optimized methodology to folded cascode operational transconductance amplifier (OTA) design. The design is done in different regions of operation, weak inversion, strong inversion and moderate inversion using the gm/ID methodology in order to optimize MOS transistor sizing. Using 0.35µm CMOS process, the designed folded cascode OTA achieves a DC gain of 77.5dB and a unity-gain frequency of 430MHz in strong inversion mode. In moderate inversion mode, it has a 92dB DC gain and provides a gain bandwidth product of around 69MHz. The OTA circuit has a DC gain of 75.5dB and unity-gain frequency limited to 19.14MHZ in weak inversion region. Keywords—CMOS IC design, Folded Cascode OTA, gm/ID methodology, optimization. I.

### Citations

78 | OASYS: A framework for analog circuit synthesis - Harjani, Rutenbar, et al. - 1989 |

63 | Optimal design of a CMOS opamp via geometric programming
- Hershenson, Boyd, et al.
- 2001
(Show Context)
Citation Context ...s design was considered in [6]-[7], sizing problems were discussed in [8]- [10], and worst-case optimization in [11]-[13]. Several optimization tools were developed, such as equation based GPCAD [14]-=-=[15]-=-, AMG using a symbolic simulator and the simulation based ASTRX/OBLX [16]-[18]. Recently, the sizing problem from different aspects are addressed in numerous papers ([13], [19]-[24]). Designing high-p... |

43 | OPASYN: A Compiler for CMOS Operational Amplifiers - Koh - 1990 |

37 | Analog circuit design optimization based on symbolic simulation and simulated annealing - Gielen, Walscharts, et al. - 1990 |

36 |
Circuit Analysis and Optimization Driven by Worst–Case Distances
- Antreich, Graeb, et al.
- 1994
(Show Context)
Citation Context ...n becomes an important method; a heuristic process was developed in [5]. Nominal circuits design was considered in [6]-[7], sizing problems were discussed in [8]- [10], and worst-case optimization in =-=[11]-=--[13]. Several optimization tools were developed, such as equation based GPCAD [14]-[15], AMG using a symbolic simulator and the simulation based ASTRX/OBLX [16]-[18]. Recently, the sizing problem fro... |

34 | GPCAD: A tool for CMOS op-amp synthesis
- Hershenson, Boyd, et al.
- 1998
(Show Context)
Citation Context ...rcuits design was considered in [6]-[7], sizing problems were discussed in [8]- [10], and worst-case optimization in [11]-[13]. Several optimization tools were developed, such as equation based GPCAD =-=[14]-=--[15], AMG using a symbolic simulator and the simulation based ASTRX/OBLX [16]-[18]. Recently, the sizing problem from different aspects are addressed in numerous papers ([13], [19]-[24]). Designing h... |

21 |
A survey of optimization techniques for integrated-circuits design
- Brayton, Sangiovanni-Vincentelli
- 1981
(Show Context)
Citation Context ...ially automating the topology synthesis appeared in the past [1]-[4]. The optimization becomes an important method; a heuristic process was developed in [5]. Nominal circuits design was considered in =-=[6]-=--[7], sizing problems were discussed in [8]- [10], and worst-case optimization in [11]-[13]. Several optimization tools were developed, such as equation based GPCAD [14]-[15], AMG using a symbolic sim... |

21 |
The Simplicial Approximation Approach to Design Centering
- Director, Hachtel
- 1977
(Show Context)
Citation Context ...eared in the past [1]-[4]. The optimization becomes an important method; a heuristic process was developed in [5]. Nominal circuits design was considered in [6]-[7], sizing problems were discussed in =-=[8]-=-- [10], and worst-case optimization in [11]-[13]. Several optimization tools were developed, such as equation based GPCAD [14]-[15], AMG using a symbolic simulator and the simulation based ASTRX/OBLX ... |

20 | Worst-case analysis and optimization of VLSI circuit performances - Dharchoudhury, Kang - 1995 |

17 | Efficient analog circuit synthesis with simultaneous yield and robustness optimization
- Debyser, Gielen
- 1998
(Show Context)
Citation Context ...uation based GPCAD [14]-[15], AMG using a symbolic simulator and the simulation based ASTRX/OBLX [16]-[18]. Recently, the sizing problem from different aspects are addressed in numerous papers ([13], =-=[19]-=--[24]). Designing high-performance base band analog circuits is still a hard task toward reduced supply voltages and increased frequency. Current tendency focus on some radio-software receivers which ... |

16 |
STAIC: An interactive framework for synthesizing CMOS and BiCMOS analog circuits
- Harvey, Elmasry, et al.
- 1992
(Show Context)
Citation Context ...it design. To fulfill the given requirements, the designer must choose the suitable circuit architecture, although different tools partially automating the topology synthesis appeared in the past [1]-=-=[4]-=-. The optimization becomes an important method; a heuristic process was developed in [5]. Nominal circuits design was considered in [6]-[7], sizing problems were discussed in [8]- [10], and worst-case... |

9 | Design centering by yield prediction - Antreich, Koblitz - 1982 |

8 |
et al., ‘IDAC: An interactive design tool for analog integrated circuits
- Degrauwe
- 1987
(Show Context)
Citation Context ...ircuit design. To fulfill the given requirements, the designer must choose the suitable circuit architecture, although different tools partially automating the topology synthesis appeared in the past =-=[1]-=--[4]. The optimization becomes an important method; a heuristic process was developed in [5]. Nominal circuits design was considered in [6]-[7], sizing problems were discussed in [8]- [10], and worst-... |

6 |
et al., “DELIGHT.SPICE: An optimization-based system for the design of integrated circuits
- Nye
- 1988
(Show Context)
Citation Context ...y automating the topology synthesis appeared in the past [1]-[4]. The optimization becomes an important method; a heuristic process was developed in [5]. Nominal circuits design was considered in [6]-=-=[7]-=-, sizing problems were discussed in [8]- [10], and worst-case optimization in [11]-[13]. Several optimization tools were developed, such as equation based GPCAD [14]-[15], AMG using a symbolic simulat... |

5 |
An Analogue Module Generator for Mixed Analogue/Digital
- Gielen
- 1995
(Show Context)
Citation Context ...- [10], and worst-case optimization in [11]-[13]. Several optimization tools were developed, such as equation based GPCAD [14]-[15], AMG using a symbolic simulator and the simulation based ASTRX/OBLX =-=[16]-=--[18]. Recently, the sizing problem from different aspects are addressed in numerous papers ([13], [19]-[24]). Designing high-performance base band analog circuits is still a hard task toward reduced ... |

4 |
et al., “Automated robust design and optimization of integrated circuits by means of penalty functions
- Bűrmen
(Show Context)
Citation Context ...omes an important method; a heuristic process was developed in [5]. Nominal circuits design was considered in [6]-[7], sizing problems were discussed in [8]- [10], and worst-case optimization in [11]-=-=[13]-=-. Several optimization tools were developed, such as equation based GPCAD [14]-[15], AMG using a symbolic simulator and the simulation based ASTRX/OBLX [16]-[18]. Recently, the sizing problem from dif... |

3 |
Optimizing performances of switched current memory cells through a heuristic”, Journal of analog integrated circuits and signal processing
- Fakhfakh, Loulou, et al.
- 2007
(Show Context)
Citation Context ...uit architecture, although different tools partially automating the topology synthesis appeared in the past [1]-[4]. The optimization becomes an important method; a heuristic process was developed in =-=[5]-=-. Nominal circuits design was considered in [6]-[7], sizing problems were discussed in [8]- [10], and worst-case optimization in [11]-[13]. Several optimization tools were developed, such as equation ... |

3 | et al., “Automating the sizing of analog CMOS circuits by consideration of structural constraints - Schwencker - 1999 |

2 |
Director,” Integrated circuit quality optimization using surface integrals
- W
- 1993
(Show Context)
Citation Context ... in the past [1]-[4]. The optimization becomes an important method; a heuristic process was developed in [5]. Nominal circuits design was considered in [6]-[7], sizing problems were discussed in [8]- =-=[10]-=-, and worst-case optimization in [11]-[13]. Several optimization tools were developed, such as equation based GPCAD [14]-[15], AMG using a symbolic simulator and the simulation based ASTRX/OBLX [16]-[... |

2 |
Sunthesis of highperformances analog circuits in
- Ochotta, Carley
- 1996
(Show Context)
Citation Context ...], and worst-case optimization in [11]-[13]. Several optimization tools were developed, such as equation based GPCAD [14]-[15], AMG using a symbolic simulator and the simulation based ASTRX/OBLX [16]-=-=[18]-=-. Recently, the sizing problem from different aspects are addressed in numerous papers ([13], [19]-[24]). Designing high-performance base band analog circuits is still a hard task toward reduced suppl... |