Complexity and Power Consumption in Stochastic Iterative Decoders

Complexity and Power Consumption in Stochastic Iterative Decoders (2010)

Cached

Download Links

[www.ece.usu.edu]

by Keyur M Payak , Major Professor , Dr. Chris Winstead

BibTeX

@MISC{Payak10complexityand,
    author = {Keyur M Payak and Major Professor and Dr. Chris Winstead},
    title = {Complexity and Power Consumption in Stochastic Iterative Decoders},
    year = {2010}
}

Bookmark

OpenURL

Abstract

Citations

979	Near Shannon limit error-correcting coding and decoding - Berrou, Glavieux, et al. - 1993
581	Low-Density Parity-Check Codes - Gallager - 1963
37	A 690- mW 1-Gb/s 1024-b, rate-1/2 low-density parity check code decoder - Blanksby, Howland - 2002
36	Probability propagation and decoding in analog VLSI - Loeliger, Lustenberger, et al. - 2001
16	Decoding in analog VLSI - Loeliger, Lustenberger, et al. - 1999
12	Design and implementation of a low complexity VLSI turbo-code decoder architecture for low energy mobile wireless communications - Hong, Stark - 2000
11	Parallel decoding architectures for low density parity check codes - Howland, Blanksby
7	CMOS analog map decoder for (8,4) Hamming code - Winstead, Dai, et al. - 2004
5	Architectural considerations for cryptanalytic hardware - Goldberg, Wagner - 1996
4	Analog decoding of product codes - Winstead, Dai, et al. - 2002
3	Iterative decoding using stochastic computation - unknown authors - 2003
3	Stochastic Iterative Decoders - Winstead, Rapley, et al. - 2005
2	Efficient DSP implementation of an LDPC decoder - Lechner, Sayir, et al. - 2004
2	Stochastic decoding of LDPC codes - Tehrani, Gross, et al. - 2006
2	Error-control decoders and probabilistic computation - Winstead - 2005
1	Stochastic iterative decoding on factor graphs - Gaudet, Rapley, et al. - 2003
1	An area-efficient FPGA-based architecture for fully-parallel stochastic LDPC decoding - Tehrani, Mannor, et al. - 2007
1	A stochastic decoder for a (256,121) block turbo code,” 2008 [Online]. Available: http://citeseerx.ist.psu.edu/viewdoc/summary?doi= ?doi=10.1.1.109.7316 - Winstead, Gao
1	Design Methodology for Analog VLSI Implementations of Error Control Decoders - Dai - 2002
1	Low-voltage CMOS circuits for analog decoders - Winstead, Schlegel - 2007
1	Analog decoding: the state of the art - Winstead, Schlegel - 2004
1	On the simulation of stochastic iterative decoder architectures - Rapley, Gaudet, et al. - 2005
1	Tracking forecast memories in stochastic decoders - Tehrani, Naderi, et al. - 2010
1	Majoritybased tracking forecast memories for stochastic LDPC decoding - Tehrani, Naderi, et al. - 2010
1	Available: http://www.mosis.com/products/fab/vendors/tsmc/ tsmc_rules_libs.html - MOSIS