On the Futility of Statistical Power Optimization

On the Futility of Statistical Power Optimization

Cached

Download Links

by Jason Cong , Puneet Gupta John Lee

Citations:

BibTeX

@MISC{Cong_onthe,
    author = {Jason Cong and Puneet Gupta John Lee},
    title = {On the Futility of Statistical Power Optimization},
    year = {}
}

Bookmark

OpenURL

Abstract

In response to the increasing variations in integrated-circuit manufacturing, the current trend is to create designs that take these variations into account statistically. In this paper we try to quantify the difference between the statistical and deterministic optima of leakage power while making no assumptions about the delay model. We develop a framework for deriving a theoretical upper-bound on the suboptimality that is incurred by using the deterministic optimum as an approximation for the statistical optimum. On average, the bound is 2.4 % for a suite of benchmark circuits in a 45nm technology. We further give an intuitive explanation and show, by using solution rank orders, that the practical suboptimality gap is much lower. Therefore, the need for statistical power modeling for the purpose of optimization is questionable. I.

Citations

136	Statistical timing analysis considering spatial correlations using a single pert-like traversal - Chang, Sapatnekar - 2003
95	First-order incremental block-based statistical timing analysis - Visweswariah, Ravindran, et al.
86	Statistical timing analysis for intra-die process variations with spatial correlations - Agarwal, Blaauw, et al. - 2003
40	taxes and failing chips - Visweswariah - 2003
37	Statistical timing for parametric yield prediction of digital integrated circuits - Jess, Naidu, et al. - 2003
36	Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions - Chang, Zolotov, et al. - 2005
27	Statistical gate sizing for timing yield optimization - Sinha, Shenoy, et al. - 2005
26	An Efficient Algorithm for Statistical Minimization of Total Power Under Timing Yield Constraints - Mani, Devgan, et al.
24	Gate sizing using incremental parameterized statistical timing analysis - Guthaus, Venkateswaran, et al. - 2005
23	Statistical analysis of subthreshold leakage current for VLSI circuits - Rao, Srivastava, et al.
19	Robust gate sizing by geometric programming - Singh
18	Statistical optimization of leakage power considering process variations using dual-Vth and sizing - Srivastava
17	Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation - Chopra
16	A new statistical optimization algorithm for gate sizing - Mani, Orshansky
13	A methodology for worst-case analysis of integrated circuits - Nassif, Strojwas, et al. - 1986
10	A new method for design of robust digital circuits - Patil, Yun, et al.
9	Variability Driven Gate Sizing for Binning Yield Optimization - Davoodi, Srivastava - 2006
4	Strongly NP-Hard Discrete Gate Sizing Problems - Li - 1993
4	On the Need for Statistical Timing Analysis - Najm
3	Leakage minimization of nanoscale circuits in the presence of systematic and random variations - Bhardwaj, Vrudhula
3	Comparative analysis of conventional and statistical design techniques - Burns, Ketkar, et al.
3	Optimization objectives and models of variation for statistical gate sizing - Guthaus, Venkateswaran, et al.
2	Statistical leakage power minimization using fast equi-slack shell based optimization - Ye, Zhan, et al.