Abstract:
Recent microprocessor announcements show a trend toward wide-address computers: architectures that support 64 bits of virtual address space. Such architectures facilitate fundamentally new operating system organizations that promote efficient data sharing and cooperation, both between complex applications and between parts of the operating system itself. One such organization is the single address space operating system, in which all processes run within a single global virtual address space; protection is provided not through conventional address space boundaries, but through protection domains that dictate which pages of the global address space a process can reference. This paper focuses on the architectural implications of single address space operating systems, specifically the interaction between the memory system architecture and the operating system's use of addressing and protection. Our purpose is to explore certain architectural opportunities created by single address space ...
Citations
|
545
|
Cache memories
– Smith
- 1982
|
|
471
|
The Cache Performance and Optimizations of Blocked Algorithms
– Lam, Rothberg, et al.
- 1991
|
|
286
|
Why aren't operating systems getting faster as fast as hardware
– Ousterhout
- 1990
|
|
220
|
Shared Virtual Memory on Loosely Coupled Multiprocessors
– Li
- 1986
|
|
187
|
W.: Chorus distributed operating system
– Rozier, Abrossimov, et al.
- 1988
|
|
139
|
The duality of memory and communication in the implementation of a multiprocessor operating system
– Young, Tevanian, et al.
- 1987
|
|
133
|
Capability-Based Computer Systems
– Levy
- 1984
|
|
101
|
A Structural View of the Cedar Programming Environment
– Swinehart, Zellweger, et al.
|
|
100
|
MIPS RISC Architecture
– Kane, Heimrich
- 1991
|
|
89
|
Pilot: An Operating System for a Personal Computer
– Redell, Dalal, et al.
|
|
67
|
Precision architecture
– Lee
- 1989
|
|
52
|
Tradeoffs in Supporting Two Page Sizes
– Talluri, Kong, et al.
- 1992
|
|
42
|
Real-time, concurrent checkpoint for parallel programs
– Li, Naughton, et al.
- 1990
|
|
36
|
Multi-model parallel programming in Psyche
– Scott, LeBlanc, et al.
- 1987
|
|
36
|
Organization and performance of a twolevel virtual-real cache hierarchy
– Wang, Baer, et al.
- 1989
|
|
36
|
Consistency Management for Virtually Indexed Caches
– Wheeler, Bershad
- 1992
|
|
14
|
A processor for a high-performance personal computer
– Lampson, Pier
- 1980
|
|
14
|
The design of a capability-based operating system
– Mullender, Tanenbaum
- 1986
|
|
14
|
The Design and Evaluation of In-Cache Address Translation
– Wood
- 1990
|
|
9
|
Virtually Addressed Caches for Multiprogramming and Multiprocessing Environments
– Knapp, Baer
- 1985
|
|
8
|
The Protection Lookaside Buffer: Efficient Protection for Single-Address Space Computers
– Koldinger, Levy, et al.
- 1991
|
|
8
|
A micro kernel architecture for next generation processors
– Okamoto, Segawa, et al.
- 1992
|
|
7
|
A comparison of protection lookaside buffers and the PA-RISC protection architecture
– Wilkes, Sears
- 1992
|
|
2
|
The IBM System/38: Objectoriented architecture
– Pinnow, Ranweiler, et al.
- 1982
|
|
2
|
SPUR memory system architecture
– Wood, Eggers, et al.
- 1987
|
|
1
|
Enterprise Systems Architecture/370: An architecture for multiple virtual space access and authorization
– Scalzi, Ganex, et al.
- 1989
|
