## On Gate Level Power Optimization Using Dual-Supply Voltages (2001)

Venue: | IEEE Trans. on VLSI Systems |

Citations: | 33 - 3 self |

### BibTeX

@ARTICLE{Chen01ongate,

author = {Chunhong Chen and Ankur Srivastava and Student Member and Majid Sarrafzadeh},

title = {On Gate Level Power Optimization Using Dual-Supply Voltages},

journal = {IEEE Trans. on VLSI Systems},

year = {2001},

volume = {9},

pages = {616--629}

}

### Years of Citing Articles

### OpenURL

### Abstract

In this paper, we present an approach for applying two supply voltages to optimize power in CMOS digital circuits under the timing constraints. Given a technology-mapped network, we first analyze the power/delay model and the timing slack distribution in the network. Then a new strategy is developed for timing-constrained optimization issues by making full use of slacks. Based on this strategy, the power reduction is translated into the polynomial-time-solvable maximal-weighted-independent -set problem on transitive graphs. Since different supply voltages used in the circuit lead to totally different power consumption, we propose a fast heuristic approach to predict the optimum dual-supply voltages by looking at the lower bound of power consumption in the given circuit. To deal with the possible power penalty due to the level converters at the interface of different supply voltages, we use a "constrained F-M" algorithm to minimize the number of level converters. We have implemented our approach under SIS environment. Experiment shows that the resulting lower bound of power is tight for most circuits and that the predicted "optimum" supply voltages are exactly or very close to the best choice of actual ones. The total power saving of up to 26% (average of about 20%) is achieved without degrading the circuit performance, compared to the average power improvement of about 7% by gate sizing technique based on a standard cell library. Our technique provides the power-delay tradeoff by specifying different timing constraints in circuits for power optimization.

### Citations

450 | Low-power CMOS digital design
- Chandrakasan, Sheng, et al.
- 1992
(Show Context)
Citation Context ...er. Unfortunately, the reduced supply voltage leads to the speed loss of the logic modules. This situation deteriorates especially as the supply voltage approaches the threshold voltage of the device =-=[1]-=-. To compensate for the reduced speed, one can use parallel and pipelined architectures with the expensive hardware overhead [8]. Alternatively, the speed degradation problem can be overcome by using ... |

315 |
A linear time heuristic for improving network partitions
- Fiduccia, Mattheyses
- 1982
(Show Context)
Citation Context ...as possible working at . Considering the possible power penalty of the LCs at the interface of and , we target minimizing the number of LCs by using what we call the “constrained Fiduccia–Mattheys=-=es” [6]-=- algorithm. By specifying different timing constraints, the proposed technique is also able to provide the power-delay tradeoff with two supply voltages [22]. The design flow of power optimization wit... |

138 |
Clustered voltage scaling technique for low power
- Usami, Horowitz
- 1995
(Show Context)
Citation Context ...esulting area/delay/power penalty due to level converters (LCs), which are required at the interface of different voltages. In contrast, these issues can be eased if only two supply voltages are used =-=[2]-=-, [3], [5], [15], [26]. In [3], for example, a layout scheme using two voltages is discussed together with its application to a media processor chip design. In [15], dual-supply voltages were used suc... |

128 | Energy minimization using multiple supply voltages
- Chang, Pedram
- 1997
(Show Context)
Citation Context ... supply voltages of different value are available, voltage scaling may be classified as multiple voltage approach or dual-voltage approach. Prior work on multiple voltage approach includes [4], [12], =-=[13]-=-, and [25]. Most of them basically focus on the scheduling problem for low power at the behavioral level. For example, [12] proposes an optimal scheduling algorithm to reduce The systems power while m... |

90 | Towards a high-level power estimation capability
- Najm
- 1995
(Show Context)
Citation Context ...witching activity to operate at . In this sense, the CVS-based structure is not preferable for power reduction, since the nodes near primary outputs typically have low switching activity (on average) =-=[23]-=-. More recently, a linear programming approach is presented in [19] to address dual-voltage problem. However, it is based on the so-called delay balanced graph whose number increases exponentially in ... |

83 |
Sentovich et al. SIS: A system for sequential circuit synthesis
- M
- 1992
(Show Context)
Citation Context ...m power by about 6% on average (the readers are referred to Table I in Section VI). VI. EXPERIMENTAL RESULTS AND DISCUSSIONS We implemented our dual-voltage approach in the environment of SIS package =-=[7]-=-, as shown in Fig. 2, and tested it on a set of MCNC91 benchmark circuits. The technology-mapped network was obtained using SIS under the delay mode. We used the longest path delay of the minimum dela... |

68 |
Variable Voltage Scheduling
- Raje, Sarrafzadeh
- 1995
(Show Context)
Citation Context ...on how many supply voltages of different value are available, voltage scaling may be classified as multiple voltage approach or dual-voltage approach. Prior work on multiple voltage approach includes =-=[4]-=-, [12], [13], and [25]. Most of them basically focus on the scheduling problem for low power at the behavioral level. For example, [12] proposes an optimal scheduling algorithm to reduce The systems p... |

67 | Multilevel hypergraph partitioning
- Karypis, Aggarwal, et al.
- 1997
(Show Context)
Citation Context ...be solved by constrained CF–M algorithm. The constrained means that a move is accepted only if it does not violate the given timing constraints. Although more effective cluster-based F–M (like hMe=-=tis [24]-=-) algorithms are available for the general partitioning purposes, they cannot be used in this application where nodes are required to move individually without violating the timing constraints. Our al... |

66 |
Generation of performance constraints for layout
- Nair, Berman, et al.
- 1989
(Show Context)
Citation Context ...cessor, , changes from three to zero. To meet the timing constraint, cannot work at and the algorithm terminates. The power reduction is two. Another technique available is zero-slack-algorithm (ZSA) =-=[10]-=-. The basic idea behind ZSA is that, at each step, it first finds the nodes with minimum positive slack and then selects some of them to work at such that their slacks become zero (or small enough in ... |

48 |
Design and Optimization of Dual Threshold Circuits for Low Voltage Low Power Application
- Wei, Chen, et al.
- 1999
(Show Context)
Citation Context ...nce Department, University of California at Los Angeles, Los Angeles, CA 90095-1596 USA. Publisher Item Identifier S 1063-8210(01)03643-5. 1063–8210/01$10.00 © 2001 IEEE the subthreshold current [9=-=], [20]-=-. In either case, an implicit assumption is that the reduced supply voltages are uniformly applied to all logic modules. Instead, the entire circuit performance does not necessarily get worse if the r... |

45 |
et al, “1-V power supply high-speed digital circuit technique with multithreshold-voltage CMOS
- Mutoh
(Show Context)
Citation Context ... Science Department, University of California at Los Angeles, Los Angeles, CA 90095-1596 USA. Publisher Item Identifier S 1063-8210(01)03643-5. 1063–8210/01$10.00 © 2001 IEEE the subthreshold curre=-=nt [9]-=-, [20]. In either case, an implicit assumption is that the reduced supply voltages are uniformly applied to all logic modules. Instead, the entire circuit performance does not necessarily get worse if... |

17 | An Effective Algorithm for Gate-Level Power-Delay Tradeoff Using Two Voltages
- Chen, Sarrafzadeh
- 1999
(Show Context)
Citation Context ... call the “constrained Fiduccia–Mattheyses” [6] algorithm. By specifying different timing constraints, the proposed technique is also able to provide the power-delay tradeoff with two supply vol=-=tages [22]-=-. The design flow of power optimization with dual voltages is shown in Fig. 2 (other layout structures can be found in [16]). II. BACKGROUND A technology-mapped network can be represented as a directe... |

16 |
Scheduling with multiple voltages under resource constraints
- Raje, Sarrafzadeh
- 1999
(Show Context)
Citation Context ...ltages of different value are available, voltage scaling may be classified as multiple voltage approach or dual-voltage approach. Prior work on multiple voltage approach includes [4], [12], [13], and =-=[25]-=-. Most of them basically focus on the scheduling problem for low power at the behavioral level. For example, [12] proposes an optimal scheduling algorithm to reduce The systems power while meeting the... |

15 |
Scheduling with multiple voltages
- Raje, Sarrafzadeh
- 1997
(Show Context)
Citation Context ...w many supply voltages of different value are available, voltage scaling may be classified as multiple voltage approach or dual-voltage approach. Prior work on multiple voltage approach includes [4], =-=[12]-=-, [13], and [25]. Most of them basically focus on the scheduling problem for low power at the behavioral level. For example, [12] proposes an optimal scheduling algorithm to reduce The systems power w... |

13 | Synthesis of Low Power CMOS VLSI Circuits Using Dual Supply Voltages
- Sundararajan, Parhi
- 1999
(Show Context)
Citation Context ...cture is not preferable for power reduction, since the nodes near primary outputs typically have low switching activity (on average) [23]. More recently, a linear programming approach is presented in =-=[19]-=- to address dual-voltage problem. However, it is based on the so-called delay balanced graph whose number increases exponentially in terms of problem size. No matter what specific algorithm is to be u... |

12 | Provably good algorithm for low power consumption with dual supply voltages. ICCAD
- Chen, Sarrafzadeh
- 1999
(Show Context)
Citation Context ...timing performance of the circuit, we relate the power optimization to the maximal-weighted-independent set (MWIS) problem and propose a fast heuristic algorithm to predict the optimum supply voltage =-=[21]-=-. Then, based on predicted supply voltages, we develop an effective algorithm to allow as many gates as possible working at . Considering the possible power penalty of the LCs at the interface of and ... |

11 |
et al, “Design methodology of ultra low-power MPEG4 codec core exploiting voltage scalin techniques
- Usami
- 1998
(Show Context)
Citation Context ...elay/power penalty due to level converters (LCs), which are required at the interface of different voltages. In contrast, these issues can be eased if only two supply voltages are used [2], [3], [5], =-=[15]-=-, [26]. In [3], for example, a layout scheme using two voltages is discussed together with its application to a media processor chip design. In [15], dual-supply voltages were used successfully to des... |

10 | Power Reduction by Simultaneous Voltage Scaling and Gate Sizing
- Chen, Sarrafzadeh
(Show Context)
Citation Context ...he smaller value. B. Comparison of Our Dual-Voltage Approach and Gate Sizing Technique In order to compare our dual-voltage approach with gate sizing technique, we implemented a gate sizing technique =-=[17]-=- which is also based on the MWIS. Table III summarizes the results (with V and V) using a standard cell library. The average power reduction over tested circuitss626 IEEE TRANSACTIONS ON VERY LARGE SC... |

10 | Gate-Level Design Exploiting Dual Supply Voltages for Power-Driven Applications
- Yeh
- 1999
(Show Context)
Citation Context ...t , limiting the potential of further power reduction. To avoid this problem, an extended-CVS structure was first proposed in [5] using the so-called level sort technique and was improved recently in =-=[18]-=-. In this structure, gates may be scattered among the gates. However, because of lack of a global view, the method may not be effective especially when the given timing constraints are tight. In addit... |

9 |
Maximum independent sets on transitive graphs and their applications in testing and
- Kagaris, Tragoudas
- 1997
(Show Context)
Citation Context ...) such that the sum of their weights is maximum. all edges incident with at least one of the nodes) from . This process repeats until . An exact and polynomial-time algorithm can be found in [11] and =-=[14], re-=-spectively. B. Prediction of “Optimum” Supply Voltages It is interesting to look at the effect of low supply voltage on the delay and power reduction. For each gate, the reduced promises more powe... |

8 | Layout techniques supporting the use of dual supply voltages for cell-based designs
- Yeh, Kang, et al.
- 1999
(Show Context)
Citation Context ...ue is also able to provide the power-delay tradeoff with two supply voltages [22]. The design flow of power optimization with dual voltages is shown in Fig. 2 (other layout structures can be found in =-=[16]). II. B-=-ACKGROUND A technology-mapped network can be represented as a directed acyclic graph . A node corresponds to a gate in the network (The terms “gate” and “node” will be used interchangeably thr... |

4 |
et al., “Automated low power technique exploiting multiple supply voltages applied to a media processor”, Custom Integrated Circuit Conference
- Usami
- 1997
(Show Context)
Citation Context ...rea/delay/power penalty due to level converters (LCs), which are required at the interface of different voltages. In contrast, these issues can be eased if only two supply voltages are used [2], [3], =-=[5]-=-, [15], [26]. In [3], for example, a layout scheme using two voltages is discussed together with its application to a media processor chip design. In [15], dual-supply voltages were used successfully ... |

3 |
Graphs and Orders: the Role of Graphs in the Theory of Ordered Sets and Its Application", Published by D
- Mohring
- 1984
(Show Context)
Citation Context ... } Calculate the final supply voltage, , for each node in using (2); Obtain the lower bound of power consumption using (4); } It should be noted that the MWIS problem is NP-complete on general graphs =-=[11]-=-. It is, however, polynomial-time solvable for transitive graphs [11]. A fast heuristic for finding MWIS is as follows. Initially MWIS is set to be . Then choose a node with maximum among all nodes in... |

2 |
et al., “A low power design method using multiple supply voltages
- Igarashi
- 1997
(Show Context)
Citation Context ...ing area/delay/power penalty due to level converters (LCs), which are required at the interface of different voltages. In contrast, these issues can be eased if only two supply voltages are used [2], =-=[3]-=-, [5], [15], [26]. In [3], for example, a layout scheme using two voltages is discussed together with its application to a media processor chip design. In [15], dual-supply voltages were used successf... |

2 | Power optimization issues in dual voltage design
- Nayak, Banerjee, et al.
- 2000
(Show Context)
Citation Context ...ower penalty due to level converters (LCs), which are required at the interface of different voltages. In contrast, these issues can be eased if only two supply voltages are used [2], [3], [5], [15], =-=[26]-=-. In [3], for example, a layout scheme using two voltages is discussed together with its application to a media processor chip design. In [15], dual-supply voltages were used successfully to design a ... |

2 | Power optimization of delay constrained circuits,” J. VLSI Design—Special Issue Low Power System Design, to be published
- Nayak, Haldar, et al.
- 1986
(Show Context)
Citation Context ... physical level, which could not be accounted for at gate level. More recently, an approach that uses gate sizing and dual-voltage techniques simultaneously for low power has also been reported [17], =-=[27]-=-. C. Performance of Our Approach Compared With CVS For comparison with CVS which is the existing dual-voltage approach, we also implemented CVS under SIS environment and tested it on benchmarks. Table... |