A 12-Bit 200-MHz CMOS ADC

A 12-Bit 200-MHz CMOS ADC

Cached

by Bibhu Datta Sahoo , Behzad Razavi

BibTeX

@MISC{Sahoo_a12-bit,
    author = {Bibhu Datta Sahoo and Behzad Razavi},
    title = {A 12-Bit 200-MHz CMOS ADC},
    year = {}
}

Bookmark

OpenURL

Abstract

Abstract—A pipelined ADC incorporates a blind LMS calibration algorithm to correct for capacitor mismatches, residue gain error, and op amp nonlinearity. The calibration applies 128 levels and their perturbed values, computing 128 local errors across the input range and driving the mean square of these errors to zero. Fabricated in 90-nm digital CMOS technology, the ADC achieves a DNL of 0.78 LSB, an INL of 1.7 LSB, and an SNDR of 62 dB at an analog input frequency of 91 MHz while consuming 348 mW from a 1.2 V supply. Index Terms—Adaptive systems, blind least mean square (LMS) calibration, low-gain op amp, nonlinearity correction, pipelined analog-to-digital converter. I.

Citations

33	A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3 µm CMOS - Lin, Kim, et al.
21	A 12-b digital-background calibrated algorithmic ADC with 090 dB THD - Erdogan, Hurst, et al. - 1999
20	Background digital calibration techniques for pipelined ADC’s - Moon, Song - 1997
20	A 12 b 75 MS/s pipelined ADC using open-loop residue amplification - Murmann, Boser - 2003
19	A digital background calibration technique for time-interleaved analog-to-digital converters - Fu, Dyer, et al. - 1998
14	A continuously calibrated 12-b, 10-MS/s, 3.3V A/D converter - Ingino, Wooley
13	Gain error correction technique for pipelined analogue-to-digital converters,” Electron - Siragusa, Galton - 2000
13	A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC - Mehr, Singer - 2000
11	An 8-bit 150-MHz CMOS A/D converter - Wang, Razavi - 2000
6	A 12b 80MS/s Pipelined ADC with Bootstrapped Digital Calibration - Grace, Hurst, et al. - 2004
6	Very low-voltage digital-audio 16 modulator with 88-dB dynamic range using local switch bootstrapping - Dessouky, Kaiser - 2001
6	A 14-b 12 MS/s CMOS pipeline ADC with over 100 dB SFDR - Chiu, Gray, et al. - 2004
3	Digital Background Calibration of an Algorithmic Analog-to-Digital Converter Using a Simplified Queue - Blecker, McDonald, et al. - 2003
3	A 130 mW 100 MS/s pipelined ADC with 69 dB SNDR enabled by digital harmonic distortion correction - Panigada, Galton
2	An 8-bit 80-Msamples/s pipelined analog-todigital converter with background calibration - Ming, Lewis - 2001
1	A 15-b 5-Msamples/s low spurious CMOS ADC - Kwak, Song, et al. - 1997
1	A digitally enhanced 1.8-V 15-bit 40-MSamples/s CMOS pipelined ADC - Siragusa, Galton - 2004
1	et al., “A 14 b 40 Msamples/s pipelined ADC with DFCA - Yu - 2001
1	A 12-Bit 20-Msamples/s pipelined analog-to-digital converter with nested digital background calibration - Wang, Hurst, et al. - 2004
1	et al., “A 14 b 100 MS/s digitally self-calibrated pipelined ADC - Bogner - 2006
1	A 1 V 11 b 200 MS/s pipelined ADC with digital background calibration - Hsueh - 2008
1	A 14 b 100 MS/s pipelined ADC with a merged active S/H and first - Lee - 2008
1	A 14 b 100 MS/s pipelined ADC with a merged sha and first MDAC - Lee, Kim, et al. - 2008