Variable Input Delay CMOS Logic Design for Low Dynamic Power Circuits (2005)

Cached

Download Links

by Tezaswi Raja , Vishwani D. Agrawal , Michael L. Bushnell
Venue:in Proc. 15th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS’05
Citations:2 - 1 self