Efficient Instruction Sequencing with Inline Target Insertion

Efficient Instruction Sequencing with Inline Target Insertion

Cached

Download Links

by Wen-mei W. Hwu , Pohua P. Chang

Citations:

BibTeX

@MISC{Hwu_efficientinstruction,
    author = {Wen-mei W. Hwu and Pohua P. Chang},
    title = { Efficient Instruction Sequencing with Inline Target Insertion },
    year = {}
}

Years of Citing Articles

Bookmark

OpenURL

Abstract

The trend of deep pipelining and multiple instruction issue has made instruction sequencing an extremely critical issue. This paper defines Inline Target Insertion, a specific compiler and pipeline implementation method for Delayed Branches with Squashing. The method is shown to offer two important features not discovered in previous studies. First, branches inserted into branch slots are correctly executed. Second, the execution returns correctly from interrupts or exceptions with only one program counter. These two features make Inline Target Insertion a superior alternative (better performance and less software/hardware complexity) to the conventional delayed branching mechanisms.

Citations

398	A study of branch prediction strategies - Smith - 1981
312	An efficient algorithm for exploiting multiple arithmetic units - Tomasulo - 1967
232	Branch prediction strategies and branch target buffer design - Lee, Smith - 1984
211	Implementing precise interrupts in pipelined processors - Smith, Pleszkun - 1988
192	Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines - Jouppi, Wall - 1989
143	The Architecture of Pipelined Computers - Kogge - 1981
134	Highly concurrent scalar processing - Hsu, Davidson - 1986
121	Reducing the cost of branches - McFarling, Hennessy - 1986
101	Limits on Multiple Instruction Issue - Smith, Johnson, et al. - 1989
81	Measuring the parallelism available for very long instruction word architectures - Nicolau, Fisher - 1984
78	On the Number of Operations Simultaneously Executable in FORTRAN-like Programs and Their Resulting Speed0up - Kuck, Muraoka, et al. - 1972
63	Trace selection for compiling large C application programs to microcode - Hwu, Chang - 1988
62	Detection and parallel execution of independent instructions - Tjaden, Flynn - 1970
59	Instruction Issue Logic in Pipelined Supercomputers", in the - Weiss, Smith - 1984
58	The 801 minicomputer - Radin - 1982
48	Comparing Software and Hardware Schemes for Reducing the Cost of Branches - Hwu, Conte, et al. - 1989
43	VLSI processor architecture - Hennessy - 1984
37	Checkpoint repair for high-performance out-of-order execution machines - Hwu, Patt - 1987
34	HPS, a new microarchitecture: Rationale and introduction - Patt, Hwu, et al. - 1985
30	Branch folding in the CRISP microprocessor: Reducing branch delay to zero - Ditzel, McLellan - 1987
29	A Characterization of Processor Performance in the VAX11/780 - Emer, Clark - 1984
25	Inline Function Expansion for Compiling Realistic C Programs - Hwu, Chang
24	An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors - Acosta, Kjclstrup, et al. - 1986
21	E.M.Riseman. Percolation of code to enhance parallel dispatching and execution - Foster - 1972
17	A VLSI RISC - Patterson, Sequin - 1982
14	Espresso-MV: Algorithms for Multiple-Valued Logic Minimization - Rudell - 1985
13	An Evaluation of Branch Architectures - DeRosa, Levy - 1987
11	Optimizing Delayed Branches - Gross, Hennessy - 1982
10	Architecture tradeoffs in the design of mips-x - Chow, Horowitz - 1987
10	Wisq: a restartable architecture using queues - Pleszkun, Goodman, et al.
10	The performance potential of multiple functional unit processors - Pleszkun, Sohi - 1988
7	Exploiting Concurrency to Achieve High Performance in a Single-chip Microarchitecture - Hwu - 1988
7	Tradeo s in Instruction Format Design for Horizontal Architectures - Sohi, Vajapeyam - 1989
7	et al., “Design decisions in SPUR - Hill - 1986
6	Torng, "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors - Acosta, Kjelstrup, et al. - 1986
5	Beyond RISC: High-Precision Architecture - Birnbaum, Worley - 1985
5	Control flow optimization for supercomputer scalar processing - Chang, Hwu - 1989
5	The design of the 88000 risc family - Melear - 1989
4	Forward Semantic: A Compiler-Assisted Instruction Fetch Method For Heavily Pipelined Processors - Chang, Hwu - 1989
3	et al. "Design Decisions in SPUR - Hill - 1986
3	Multiple Instruction Issue - Horst, Harris, et al. - 1990
3	Reducing the Cost of Branches", The - McFarling, Hennessy - 1986
2	Aggressive Code Improving Techniques Based on Control Flow Analysis - Chang - 1989
2	i860(TM) 64-Bit Microprocessor", Order Number 240296-002 - Intel - 1989
2	The Architecture ofPipelined Computers - Kogge - 1981
1	IBM Second-Generation RISC Machine Organization - Bakoglu - 1989
1	Multiple Instruction Issue and Single-chip Processors - Pleszkun, Sohi - 1988
1	and Pleszkun, "Implementation of Precise Interrupts - Smith - 1985
1	The SPARC(TM) Architecture Manual, SUN Microsystems, Part No. 800-1399-07, Revision 50 - Microsystems
1	Architecture Tradeo s in the Design of MIPS-X - Chow, Horowitz - 1987