Novel Modeling and Optimization Techniques for Nano-Scale VLSI Designs

Novel Modeling and Optimization Techniques for Nano-Scale VLSI Designs (2008)

Cached

Download Links

by Sanghamitra Roy

BibTeX

@MISC{Roy08novelmodeling,
    author = {Sanghamitra Roy},
    title = { Novel Modeling and Optimization Techniques for Nano-Scale VLSI Designs},
    year = {2008}
}

Bookmark

OpenURL

Abstract

Citations

7320	Introduction to Algorithms - CORMEN, LEISERSON, et al. - 1985
2135	Convex Optimization - Boyd, Vandenberghe - 2004
1243	Numerical Optimization - Nocedal, Wright - 2000
179	A limited memory algorithm for bound constrained optimization - RH, Lu, et al. - 1995
147	TILOS: A Posynomial Programming Approach to Transistor Sizing - Fishburn, Dunlop - 1985
136	Digital integrated circuits - Rabaey - 1996
121	Clock skew optimization - Fishburn - 1990
104	K-means-type algorithms: a generalized convergence theorem and characterization of local optimality - Selim, Ismail - 1984
81	An exact solution to the transistor sizing problem for cmos circuits using convex optimization - Sapatnekar, Rao, et al. - 1993
73	A Partial Scan Method for Sequential Circuits with Feedback - Cheng, Agrawal - 1990
69	Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation - Chen, Chu, et al. - 1999
41	User’s Guide for CFSQP Version 2.5: A C Code for Solving (Large Scale) Constrained Nonlinear (Minimax) Optimization Problems, Generating Iterates Satisfying All Inequality Constraints - Lawrence, Zhou, et al. - 1997
37	Geometric programming: methods, computations and applications - Ecker - 1980
36	Optimization-Based Transistor Sizing - Shyu, Sangiovanni-Vincentelli, et al. - 1988
35	Optimal clock skew scheduling tolerant to process variations - Neves, Friedman - 1996
34	Clock distribution networks in synchronous digital integrated circuits - Friedman - 2001
30	Gate sizing in MOS digital circuits with linear programming - Berkelaar, Jess - 1990
27	Statistical gate sizing for timing yield optimization - Sinha, Shenoy, et al. - 2005
24	C.B.: Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation - Conn, Elfadel, et al. - 1999
23	Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing - Sirichotiyakul - 1999
22	A New Class of Convex Functions for Delay Modeling and their Application to the Transistor Sizing Problem”, in - Kasamsetty, Ketkar, et al. - 2002
20	Efficient retiming of large circuits - Maheshwari, Sapatnekar - 1998
20	Optimal interpolatory subdivision schemes in multidimensional spaces - Han, Jia - 1998
19	Digital circuit optimization via geometric programming - Boyd, Kim, et al.
19	Cycle time and slack optimization for vlsi-chips - Albrecht, Korte, et al. - 1999
18	Gate sizing using lagrangian relaxation combined with a fast gradient-based pre-processing step - Tennakoon, Sechen - 2002
18	Timing analysis and performance improvement of mos vlsi designs - Jouppi - 1987
16	Timing and area optimization for standard-cell VLSI circuit design - Chuang, Sapatnekar, et al. - 1995
15	Simultaneous buffer and wire sizing for performance and power optimization - Cong, Koh, et al. - 1996
14	Clock skew scheduling for improved reliability via quadratic programming. ICCAD; pp - Kourtev, G - 1999
13	J.P.: Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization - Sathyamurthy, Sapatnekar, et al. - 1995
13	JiffyTune: Circuit optimization using time-domain sensitivities - Conn, Coulman, et al. - 1998
12	Globally optimal floorplanning for a layout problem - Moh, Chang, et al. - 1996
11	DSDP5 User Guide - The Dual-Scaling Algorithm for Semidefinite Programming - Benson, Ye - 2005
11	Sub-90nm technologies: challenges and opportunities for CAD - Karnik, Borkar, et al. - 2002
11	Convex Hulls and Related Problems in Data Streams - Hershberger, Suri - 2003
10	Optimized power-delay curve generation for standard cell ICs - Vujkovic, Sechen - 2002
10	On the Calculation of Optimal Clocking Parameters in Synchronous Circuits with Level-Sensitive Latches - Dagenais, Rumin - 1989
9	table-driven delay-operator approach to timing simulation of MOS VLSI circuits - Rao, Hajj - 1983
9	Computing the Entire Active Area/Power Consumption versus Delay Trade-off Curve for Gate Sizing with a Piecewise Linear Simulator - Berkelaar, Jess - 1994
7	Optimizing large multi-phase level-clocked circuits - Maheshwari, Sapatnekar - 1999
5	Chen,”ConvexFit: An Optimal Minimum-Error Convex Fitting and Smoothing Algorithm with Application to Gate Sizing - Roy, Chen, et al. - 2005
5	Performance optimization of single-phase level-sensitive circuits using time borrowing and non-zero clock skew - Taskin, Kourtev - 2002
5	Stream-based geometric algorithms - Indyk - 2004
4	Simultaneous voltage scaling and gate sizing for low-power design - Chen, Sarrafzadeh - 2002
3	Applications of semidefinite programming - Vandenberghe, Boyd - 1999
3	A simultaneous convex fitting and smoothing algorithm for convex optimization problems - Roy, Chen, et al. - 2006
3	Comparative analysis of conventional and statistical design techniques - Burns, Ketkar, et al.
3	Large-scale fixed-outline floorplanning design using convex optimization techniques - Luo, Anjos, et al. - 2008
3	Leakage minimization of nanoscale circuits in the presence of systematic and random variations - Bhardwaj, Vrudhula