Efficient and Accurate Gate Sizing with Piecewise Convex Delay Models (2005)
| Venue: | DAC 2005 |
| Citations: | 4 - 0 self |
BibTeX
@MISC{Tennakoon05efficientand,
author = {Hiran Tennakoon and Carl Sechen},
title = {Efficient and Accurate Gate Sizing with Piecewise Convex Delay Models},
year = {2005}
}
Bookmark
 |
 |
 |
 |
 |
 |
OpenURL
Abstract
We present an efficient and accurate gate sizing tool that employs a novel piecewise convex delay model, handling both rise and fall delays, for static CMOS gates. The delay model is used in a new version of a gate-sizing tool called Forge, which not only exhibits optimality, but also efficiently produces the area versus delay tradeoff curve for a block in one step. Forge includes a realistic delay propagation scheme that combines arrival times and slew-rates. Forge is 6.4X faster than a commercial transistor sizing tool, while achieving better delay targets and uses 28 % less transistor area for specific delay targets, on average.
