Compilation Techniques for Short-Vector Instructions

Compilation Techniques for Short-Vector Instructions (2006)

Cached

Download Links

by Samuel Larsen

Citations:

BibTeX

@TECHREPORT{Larsen06compilationtechniques,
    author = {Samuel Larsen},
    title = {Compilation Techniques for Short-Vector Instructions},
    institution = {},
    year = {2006}
}

Bookmark

OpenURL

Abstract

Citations

3633	Computer Architecture - A Quantitative Approach, 2nd Edition - Hennessy, Patterson - 1996
864	An Efficient Heuristic Procedure for Partitioning Graphs - Kernighan, Lin - 1970
843	Advanced Compiler Design and Implementation - Muchnick - 1997
801	Depth-first search and linear graph algorithms - Tarjan - 1972
609	High-Performance Compilers for Parallel Computing - Wolfe
478	Software pipelining: An effective scheduling technique for VLIW machines - Lam - 1988
350	Mattheyses, "A Linear-Time Heuristic for Improved Network Partitions - Fiduccia, M - 1982
283	Performance Evaluation Corporation - Standard
263	Iterative modulo scheduling: An algorithm for software pipelining loops - Rau
248	Conversion of control dependence to data dependence - Allen, Kennedy, et al. - 1983
212	MMX Technology Extension to the Intel Architecture - Peleg, Weiser - 1996
189	SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers - Wilson, French, et al. - 1994
177	Optimizing Compilers for Modern Architectures: A Dependence-based Approach - Allen, Kennedy - 2001
141	Subword Parallelism with MAX-2 - Lee - 1996
129	Lifetime-sensitive modulo scheduling - Huff - 1993
106	Overlapped loop support in the Cydra 5 - Dehnert, Hsu, et al. - 1989
104	Register allocation for software pipelined loops - Rau, Lee, et al. - 1992
81	Interprocedural constant propagation - Callahan, Cooper, et al. - 1986
81	The Java Language Specification, Third Edition - Gosling, Joy, et al. - 2005
81	Iterative Modulo Scheduling The - RAU - 1996
80	Code Generation Schema for Modulo Scheduled Loops - Rau, Schlansker, et al. - 1992
73	Minimizing Register Requirements Under Resource-Constrained Rate-Optimal Software Pipelining - GOVINDARAJAN, ALTMAN, et al. - 1994
62	The T0 Vector Microprocessor - Asanovic, Beck, et al. - 1995
59	Altivec extension to powerpc accelerates media processing - Diefendorff, Dubey, et al. - 2000
58	Automatic loop interchange - Allen, Kennedy - 1984
57	Stage Scheduling: a Technique to Reduce the Register Requirements of a Module Schedule - Eichenberger, Davidson
54	Itanium 2 Processor Microarchitecture - McNairy, Soltis - 2003
53	Effective cluster assignment for modulo scheduling - Nystrom, Eichenberger - 1998
53	Software pipelining showdown: optimal vs. heuristic methods in a production compiler - Ruttenberg, Gao, et al. - 1996
49	Register Requirements of Pipelined Processors - Mangione-Smith, Abraham, et al. - 1992
47	Itanium Processor Microarchitecture - Sharangpani, Arora - 2000
44	On the complexity of loop fusion - Darte - 1999
43	Interprocedural constant propagation: A study of jump function implementation - Grove, Torczon
43	T.: Internet Streaming SIMD Extensions - THAKKAR, HUFF - 1999
40	MicroUnity’s MediaProcessor Architecture - Hansen - 1996
37	Amd 3dnow! technology: Architecture and implementation - Oberman, Favor, et al. - 1999
34	The HP PA-8000 RISC CPU - Kumar - 1997
34	Modulo scheduling for a fully-distributed clustered VLIW architecture - Sánchez, González - 2000
33	Typed fusion with applications to parallel and sequential code generation - Kennedy, McKinley - 1993
33	The Cray-1 Computer System - Russel - 1978
33	A Vectorizing Compiler for Multimedia Extensions - Sreraman, Govindarajan - 2000
32	Vectorization for SIMD Architectures with Alignment Constraints - Eichenberger, Wu, et al. - 2004
30	Automatic Intra-Register Vectorization for the Intel Architecture - Bik, Girkar, et al. - 2002
29	Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks - Kozyrakis, Patterson - 2002
28	Graph partitioning based instruction scheduling for clustered processors - Aleta, Codina, et al. - 2001
27	Compilation Techniques for Multi-media Processors - Krall, Lelait
25	Overcoming the limitations of conventional vector processors - Kozyrakis, Patterson
25	MIRS: Modulo Scheduling with Integrated Register Spilling - ZALAMEA, LLOSA, et al. - 2001
23	An Optimizer for Multimedia Instruction Sets - Cheong, Lam - 1997
21	Efficient formulation for optimal modulo schedulers - Eichenberger, Davidson - 1997