Modeling and Layout Optimization of VLSI Devices and Interconnects in Deep Submicron Design

by Jason Cong
Citations:1 - 0 self