Exceeding the Dataflow Limit via Value Prediction

Exceeding the Dataflow Limit via Value Prediction (1996)

Cached

Download Links

Other Repositories/Bibliography

DBLP

by Mikko H. Lipasti , John Paul Shen

Citations:

262 - 15 self

BibTeX

@MISC{Lipasti96exceedingthe,
    author = {Mikko H. Lipasti and John Paul Shen},
    title = {Exceeding the Dataflow Limit via Value Prediction},
    year = {1996}
}

Bookmark

OpenURL

Abstract

Citations

450	Design and evaluation of a compiler algorithm for prefetching - Mowry, Lam, et al. - 1992
339	Limits of Instruction-Level Parallelism - Wall - 1991
330	Value Locality and Load Value Prediction - Lipasti, Wilkerson, et al. - 1996
257	Superscalar Microprocessor Design - Johnson - 1991
247	Software Prefetching - Callahan, Kennedy, et al. - 1991
240	Compilers: principles, techniques and tools - Aho, Sethi, et al. - 1986
218	Limits of control flow on parallelism - Lam, Wilson - 1992
150	Two-Level Adaptive Training Branch Prediction - Yeh, Patt - 1991
126	A Performance Study of Software and Hardware Data Prefetching Schemes - Chen, Baer - 1994
113	The Multiscalar Architecture - Franklin - 1993
84	Dynamic memory disambiguation using the memory conflict buffer - Gallagher, Chen, et al.
83	The inhibition of potential parallelism by conditional jumps - RISEMAN, FOSTER - 1972
67	Zero-Cycle Loads: Microarchitecture Support for Reducing Load Latency - Austin, Sohi - 1995
60	Data access microarchitectures for superscalar processors with compiler-assisted data prefetching - Chen, Mahlke, et al. - 1991
58	Spiad: Software prefetching in pointer and call-intensive environments - LIPASTI, SCHMIDT, et al. - 1995
50	Speculative Disambiguation: a compilation technique for dynamic memory disambiguation - Huang, Slavenberg, et al. - 1994
40	Caching function results: Faster arithmetic by avoiding unnecessary computation - Richardson - 1992
32	On the Limits of Program Parallelism and its Smoothability - Theobald, Gao, et al. - 1992
32	Architectural and Organizational trade-offs in the design of the MultiTitan CPU - Jouppi - 1988
29	The PowerPC 620 Microprocessor: A High Performance Superscalar RISC Microprocessor - Levitan, Thomas, et al. - 1995
28	Streamlining Data Cache Access with Fast Address Calculation - Austin, Pnevmatikatos, et al. - 1995
27	An architectural alternative to optimizing compilers - Harbison - 1982
24	Performance evaluation of the PowerPC 620 microarchitecture - Diep, Nelson, et al.
23	VMW: A visualization-based microarchitecture workbench - Diep, Shen - 1995
18	Hardware Support for Hiding Cache Latency - Golden, Mudge - 1993
12	A study of branch prediction techniques - Smith - 1981
8	A Computer Architecture for the Dynamic Optimization of High-Level Language Programs - Harbison - 1980
4	A 0.6um BiCMOS process with Dynamic Eexecution - Colwell, Steck - 1995