A Hierarchical Verification of The IEEE-754 Table-Driven Floating- Point Exponential Function using HOL

A Hierarchical Verification of The IEEE-754 Table-Driven Floating- Point Exponential Function using HOL (2001)

Cached

Download Links

[www.ece.concordia.ca]

by Amr Talaat Abdel-Hamid

Citations:

1 - 0 self

BibTeX

@MISC{Abdel-Hamid01ahierarchical,
    author = {Amr Talaat Abdel-Hamid},
    title = { A Hierarchical Verification of The IEEE-754 Table-Driven Floating- Point Exponential Function using HOL},
    year = {2001}
}

Bookmark

OpenURL

Abstract

Citations

1207	Symbolic Model Checking - McMillan - 1993
381	A Computational Logic Handbook - Boyer, Moore - 1988
161	Computer arithmetic – algorithms and hardware design - Parhami - 2009
91	Edinburgh LCF: A Mechanized Logic of Computation - Gordon, Milner, et al. - 1979
86	Formal hardware verification methods: A survey. J Formal Methods Syst Des 1:151–238 - Gupta - 1992
81	Formal Verification in Hardware Design: A Survey - Kern, Greenstreet - 1999
77	Multiway Decision Graphs for Automated Hardware Verification - Corella, Zhou, et al. - 1997
75	Theorem Proving with the Real Numbers - Harrison - 1998
54	Introduction to Formal Hardware Verification - Kropf - 1999
35	The Formal Verification of a Pipelined Double-Precision - Aagaard, Seger - 1995
35	Table-driven implementation of the exponential function in IEEE floating-point arithmetic - Tang - 1989
28	Higher Order Logic and Hardware Verification, Cambridge Tracts - Melham - 1993
28	Defining the IEEE-854 floating-point standard - Miner - 1995
28	Voss-A Formal Hardware Verification System: User’s Guide - Seger - 1993
25	A mechanically checked proof of IEEE compliance of a register-transfer-level speci of the AMD-K7 multiplication, division, and square root instructions - Russinoff - 1998
21	Higher Order Logic and Hardware Verification - Melham - 1993
19	Proving the IEEE correctness of iterative floating-point square root, divide, and remainder algorithms - Cornea-Hasegan - 1998
14	Formally Verifying - O’Leary, Zhao, et al. - 1999
11	Verifying the accuracy of polynomial approximations in HOL - Harrison - 1997
11	A Mechanically Checked Proof of - Russinoff - 1999
10	Verification of a Subtractive Radix-2 Square Root Algorithm and Implementation - Leeser, O'Leary - 1995
9	and T.F.Melham, “Introduction to HOL: a theorem proving environment for higher order logic - Gordon - 1993
9	A machine-checked theory of floating-point arithmetic - Harrison
7	Verification Using Affirma FormalCheck - Cadence - 1999
7	Interpretation of IEEE-854 floating-point standard and definition in the HOL system - Carreno - 1995
6	Floating-point verification in HOL light: the exponential function - Harrison - 1997
5	Verification of Floating-Point Adders - CHEN, BRYANT - 1998
5	Arithmetic Circuit Verification Based on Word-Level Decision Diagrams - Chen - 1998
3	Pentium Processors, Statistical Analysis of Floating-Point Flaw - Inc - 1994
2	IEEE Standard for Binary Floating-Point Arithmetic Std - Standards - 1985
2	Division and square root for the AMD-K7 - Oberman - 1997
2	Static Timing and Formal Verification - Inc - 2000
1	new_theory ‘HOL’;;", An Introduction to Hardware Verification in Higher Order Logic - Britwistle, Chin, et al. - 1994
1	Verification of a GF (2 m ) Multiplier-Circuit for Digital Signal Processing - Hoffmann, Kropf - 1998