Digital Circuit Optimization via Geometric Programming

Digital Circuit Optimization via Geometric Programming (2005)

Cached

Download Links

by Stephen P. Boyd , Seung-jean Kim , Dinesh D. Patil , Mark A. Horowitz

Venue:	Operations Research
Citations:	19 - 6 self

BibTeX

@ARTICLE{Boyd05digitalcircuit,
    author = {Stephen P. Boyd and Seung-jean Kim and Dinesh D. Patil and Mark A. Horowitz},
    title = {Digital Circuit Optimization via Geometric Programming},
    journal = {Operations Research},
    year = {2005},
    volume = {53},
    pages = {899--932}
}

Years of Citing Articles

Bookmark

OpenURL

Abstract

informs ® doi 10.1287/opre.1050.0254 © 2005 INFORMS This paper concerns a method for digital circuit optimization based on formulating the problem as a geometric program (GP) or generalized geometric program (GGP), which can be transformed to a convex optimization problem and then very efficiently solved. We start with a basic gate scaling problem, with delay modeled as a simple resistor-capacitor (RC) time constant, and then add various layers of complexity and modeling accuracy, such as accounting for differing signal fall and rise times, and the effects of signal transition times. We then consider more complex formulations such as robust design over corners, multimode design, statistical design, and problems in which threshold and power supply voltage are also variables to be chosen. Finally, we look at the detailed design of gates and interconnect wires, again using a formulation that is compatible with GP or GGP.

Citations

2134	Convex Optimization - Boyd, Vandenberghe - 2005
1243	Numerical Optimization - Nocedal, Wright - 2006
324	The future of wires - Ho, Mai, et al. - 2001
323	Digital integrated circuits : a design perspective, 2nd ed. Upper Saddle River, N.J - Rabaey, Chandrakasan, et al. - 2003
320	The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers - Elmore - 1948
311	Asymptotic waveform evaluation for timing analysis - Pillage, Rohrer - 1990
216	Alpha-power law MOSFET model and its applications to CMOS inverter and other formulas - Sakurai, Newton - 1990
171	Interior Point Algorithms, Theory and Analysis - Ye - 1997
160	Signal delay in RC tree networks - Rubenstein, Penfield, et al. - 1983
159	Matching Properties of MOS Transistors - Pelgrom, Duinmaijer, et al. - 1989
147	TILOS: A Posynomial Programming Approach to Transistor Sizing - Fishburn, Dunlop - 1985
136	minimization in IC design: principles and applications - Pedram, “Power - 1996
133	Logical effort: designing fast CMOS circuits - Sutherland, Sproull, et al. - 1999
113	Clustered Voltage Scaling Technique for Low-Power Design - Usami, Horowitz - 1995
110	Energy minimization using multiple supply voltages - Chang, Pedram - 1997
90	Performance optimization of VLSI interconnect layout - Cong, He, et al. - 1996
81	Minimizing power consumption in digital CMOS circuits - Chandrakasan, Brodersen - 1995
81	An exact solution to the transistor sizing problem for cmos circuits using convex optimization - Sapatnekar, Rao, et al. - 1993
76	Leakage Current Mechanisms and Leakage Reduction Techniques - Roy, Mukhopadhyay, et al. - 2003
69	Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation - Chen, Chu, et al. - 1999
66	Approximation of Wiring Delay in MOSFET LSI - Sakurai - 1983
60	A general probabilistic framework for worst case timing analysis - Orshansky, Keutzer - 2002
59	Dual-threshold voltage techniques for low-power digital circuits - Kao, Chandrakasan - 2000
49	Simultaneous driver and wire sizing for performance and power optimization - Cong, Koh - 1994
48	Leakage control with efficient use of transistor stacks in single threshold CMOS - Johnson, Somasekhar, et al. - 2002
46	Speed and power scaling of sram’s - Amrutur, Horowitz - 2000
44	Timing models for MOS circuits - Horowitz - 1984
39	Statistical timing analysis using bounds and selective enumeration - Agarwal, Zolotov, et al. - 2003
36	Optimization-Based Transistor Sizing - Shyu, Sangiovanni-Vincentelli, et al. - 1988
35	Closed Form Solution to Simultaneous Buffer Insertion / Sizing and Wire Sizing - Chu, Wong - 2001
32	The Elmore Delay as a Bound for RC Trees with Generalized Input Signals - Gupta, Krauter, et al. - 1995
32	Design and optimization of dual threshold circuits for low voltage low power applications - Wei, Johnson, et al. - 1999
31	An Analytical Delay Model for RLC Interconnects - Kahng, Muddu - 1997
31	A 175-mv multiplyaccumulate unit using an adaptive supply voltage and body bias architecture - Kao, Miyazaki, et al. - 2002
29	Dynamic Sleep Transistor and Body Bias for Active Leakage Power Control of Microprocessors - Tschanz, Narendra, et al. - 2003
27	On Gate Level Power Optimization Using Dual-Supply Voltages - Chen, Srivastava, et al. - 2001
27	Dual-Threshold Voltage Assignment with Transistor Sizing for Low Power - Pant, Roy, et al.
26	Optimal Wiresizing under Elmore Delay Model - Cong, Leung - 1995
26	Equivalent Elmore Delay for RLC Trees - Ismail, Friedman, et al. - 2000
26	Simple Accurate Expressions for Planar Spiral Inductances - Mohan, Hershenson, et al.
26	Power conscious CAD tools and methodologies: A perspective. Proc - SINGH, RABAEY, et al. - 1995
25	Statistical Timing Analysis of Combinational Logic Circuits - Jyu, Malik, et al. - 1993
25	Gate oxide leakage current analysis and reduction for vlsi circuits - Lee, Blaauw, et al. - 2004
24	A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation - Assaderaghi, Sinitsky, et al. - 1994
24	Methods for true energy-performance optimization - Marković, Stojanović, et al. - 2004
23	Duet: An accurate leakage estimation and optimization tool for dual-vt circuits - Sirichotiyakul, Edwards, et al. - 2002
22	GPCAD: A tool for CMOS op-amp synthesis - Hershenson, Boyd, et al. - 1998
22	Crosstalk-driven interconnect optimization by simultaneous gate and wire sizing - Jiang, Chang, et al. - 2000
22	A New Class of Convex Functions for Delay Modeling and their Application to the Transistor Sizing Problem”, in - Kasamsetty, Ketkar, et al. - 2002
21	Standby power optimization via transistor sizing and dual threshold voltage assignment - Ketkar, Sapatnekar - 2002