Total Power Minimization in Glitch-Free CMOS Circuits Considering Process Variation

Total Power Minimization in Glitch-Free CMOS Circuits Considering Process Variation

Cached

Download Links

[www.eng.auburn.edu]

Other Repositories/Bibliography

DBLP

by Yuanlin Lu , Vishwani D. Agrawal

BibTeX

@MISC{Lu_totalpower,
    author = {Yuanlin Lu and Vishwani D. Agrawal},
    title = {Total Power Minimization in Glitch-Free CMOS Circuits Considering Process Variation},
    year = {}
}

Bookmark

OpenURL

Abstract

Compared to subthreshold leakage, dynamic power is normally much less sensitive to the process variation due to its approximately linear relation to the process parameters. However, the average dynamic power of a circuit optimized by deterministic glitch elimination (using hazard filtering and path balancing) increases because glitches randomly start reappearing under the influence of process variation. Combining existing techniques, we propose a new statistical mixed integer linear programming (MILP) formulation, which combines glitch elimination and dual-threshold design to statistically minimize the total power in a glitch-free circuit under process variation. 1.

Citations

26	An Efficient Algorithm for Statistical Minimization of Total Power Under Timing Yield Constraints - Mani, Devgan, et al.
18	M.L.: Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program - Raja, Agrawal, et al.
13	Low Power Design by Hazard Filtering - Agrawal - 1997
13	R.: Digital Circuit Design for Minimum Transient Energy and Linear Programming Method - Agrawal, Bushnell, et al. - 1999
12	E.: Using Gate Sizing to Reduce Glitch Power - Berkelaar, Jacobs - 1996
9	Leakage and Dynamic Glitch Power Minimization Using Integer Linear Programming for Vth Assignment and Path Balancing - Lu, Agrawal
8	Process-Variation-Resistant Dynamic Power Optimization for VLSI Circuits - Hu - 2006
6	S.Y.: New Path Balancing Algorithm for Glitch Power Reduction - Kim, Kim, et al. - 2001
6	Input-Specific Dynamic Power Optimization for VLSI Circuits - Hu, Agrawal
6	Statistical Leakage and Timing Optimization for Submicron Process Variation - Lu, Agrawal
4	Probabilistic Dual-Vth Optimization Under Variability - Davoodi, Srivastava
4	Statistical Optimization of Leakage Power Considering - Srivastava, Sylvester, et al.
4	CMOS Leakage and Glitch Power Minimization for Power-Performance Tradeoff - Lu, Agrawal - 2006
2	Nossek, "Transistor Sizing for Switching Activity Reduction in Digital Circuits - Schimpfle, Wroblewski, et al. - 1999
2	Nossek, "Automated Transistor Sizing Algorithm for Minimizing Spurious Switching Activities in CMOS Circuits - Wroblewski, Schimpfle, et al.
1	Variable Input Delay - Raja, Agrawal, et al.