## Timing modeling and optimization under the transmission line model (2004)

Venue: | IEEE Transactions on Very Large Scale Integration Systems |

Citations: | 2 - 0 self |

### BibTeX

@ARTICLE{Chen04timingmodeling,

author = {Tai-chen Chen and Song-ra Pan and Yao-wen Chang},

title = {Timing modeling and optimization under the transmission line model},

journal = {IEEE Transactions on Very Large Scale Integration Systems},

year = {2004},

volume = {12},

pages = {28--41}

}

### OpenURL

### Abstract

Abstract—As the operating frequency increases to gigahertz and the rise time of a signal is less than or comparable to the time-of-flight delay of a wire, it is necessary to consider the transmission line behavior for delay computation. We present in this paper, an analytical formula for the delay computation under the transmission line model. Extensive simulations with SPICE show the high fidelity of the formula. Compared with previous works, our model leads to smaller average errors in delay estimation. Based on this formula, we show the property that the minimum delay for a transmission line with reflection occurs when the number of round trips is minimized (i.e., equals one). Besides, we show that the delay of a circuit path is a posynomial function in wire and buffer sizes, implying that a local optimum is equal to the global optimum. Thus, we can apply any efficient search algorithm such as the well-known gradient search procedure to compute the globally optimal solution. Experimental results show that simultaneous wire and buffer sizing is very effective for performance optimization under the transmission line model. Index Terms—Buffer sizing, delay model, inductance, interconnect, performance optimization, transmission line, wire sizing.

### Citations

718 |
Nonlinear Programming: Theory and Algorithms
- Bazaraa, Sherali, et al.
- 1993
(Show Context)
Citation Context ...it path from the source to sink with segments can be calculated as follows: (22) where Notice that (22) is a posynomial function in , implying that the wire-sizing problem has a unique global minimum =-=[2]-=-, [7]. Thus, we can apply any efficient search algorithm, such as the well-known gradient search procedure, to find a locally optimal solution and thus the globally optimal solution. Theorem 2: With f... |

433 |
Circuits, Interconnections, and Packaging for VLSI
- Bakoglu
- 1990
(Show Context)
Citation Context ... delay of a wire. Also, the die size is getting larger, resulting in longer global interconnection lines. The trends make it important to consider the transmission line behavior for delay computation =-=[1]-=-. Transmission line effects become significant when , where is the rise time and is the time of flight determined by the wire length divided by the velocity [1]. There are two kinds of transmission li... |

404 |
Digital Integrated Circuits - a Design Perspective, PrenticeHall, Upper Saddle River
- Rabaey
- 1996
(Show Context)
Citation Context ... wire with negligible resistance is called a lossless transmission line.However, on-chip interconnections have significant resistance, and they should be treated as lossy transmission lines [1], [6], =-=[18]-=-. Obviously, it is more accurate and desirable to consider line resistance for timing estimation and optimization. In this paper, therefore, we shall focus on lossy transmission lines. When two transm... |

387 |
Asymptotic Waveform Evaluation for Timing Analysis
- Pillage, Rohrer
- 1990
(Show Context)
Citation Context ...each section of inductance and capacitance into a characteristic impedance. timing optimization under the lossy transmission line model have been studied extensively in the literature [9]–[11], [14], =-=[16]-=-, [17], [20], [23], [25]–[29]. Previous works in [16] and [20] proposed precise methods for simulating waveform, but they did not present any delay estimator. The works in [17] and [27] modeled the tr... |

368 |
The transient response of damped linear networks with particular regard to wide-band amplifiers
- Elmore
- 1948
(Show Context)
Citation Context ...ce circuits. Many techniques such as wire sizing and gate sizing have been proposed to optimize timing (e.g., [3]–[5], [12], etc.); however, most of the techniques are based on the Elmore delay model =-=[8]-=-. Modeling and analysis techniques for simulation andsCHEN et al.: TIMING MODELING AND OPTIMIZATION UNDER THE TRANSMISSION LINE MODEL 29 Fig. 1. A gate is the loading of its upstream, but is the drive... |

81 | D.F.: Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation - Chen, Chu, et al. - 1999 |

69 | Effects of inductance on the propagation delay and repeater insertion in VLSI circuits
- Ismail, Friedman
- 2000
(Show Context)
Citation Context ...e can merge each section of inductance and capacitance into a characteristic impedance. timing optimization under the lossy transmission line model have been studied extensively in the literature [9]–=-=[11]-=-, [14], [16], [17], [20], [23], [25]–[29]. Previous works in [16] and [20] proposed precise methods for simulating waveform, but they did not present any delay estimator. The works in [17] and [27] mo... |

44 | Optimal Wire-Sizing Formula Under the Elmore Delay Model
- Chen, Chen, et al.
- 1996
(Show Context)
Citation Context ...able to delay optimization. A. Previous Work Timing is a crucial concern in high-performance circuits. Many techniques such as wire sizing and gate sizing have been proposed to optimize timing (e.g., =-=[3]-=-–[5], [12], etc.); however, most of the techniques are based on the Elmore delay model [8]. Modeling and analysis techniques for simulation andsCHEN et al.: TIMING MODELING AND OPTIMIZATION UNDER THE ... |

44 |
Geometric Programming –Theory and Application
- Duffin, Peterson, et al.
- 1967
(Show Context)
Citation Context ...th from the source to sink with segments can be calculated as follows: (22) where Notice that (22) is a posynomial function in , implying that the wire-sizing problem has a unique global minimum [2], =-=[7]-=-. Thus, we can apply any efficient search algorithm, such as the well-known gradient search procedure, to find a locally optimal solution and thus the globally optimal solution. Theorem 2: With fixed ... |

25 |
et al, “When are Transmission-Line Effects Important for On-Chip Interconnections
- Deutsch, Restle
- 1997
(Show Context)
Citation Context ...es. A wire with negligible resistance is called a lossless transmission line.However, on-chip interconnections have significant resistance, and they should be treated as lossy transmission lines [1], =-=[6]-=-, [18]. Obviously, it is more accurate and desirable to consider line resistance for timing estimation and optimization. In this paper, therefore, we shall focus on lossy transmission lines. When two ... |

25 |
Efficient Transient Simulation of Lossy Interconnect
- Roychowdhury, Pederson
(Show Context)
Citation Context ... of inductance and capacitance into a characteristic impedance. timing optimization under the lossy transmission line model have been studied extensively in the literature [9]–[11], [14], [16], [17], =-=[20]-=-, [23], [25]–[29]. Previous works in [16] and [20] proposed precise methods for simulating waveform, but they did not present any delay estimator. The works in [17] and [27] modeled the transmission l... |

18 |
A Sensitivity-Based Wiresizing Approach to Interconnect OPtimization of Lossy Transmission Line Topologies
- Xue, Kuh, et al.
- 1996
(Show Context)
Citation Context ...arameter macro delay model to minimize delay and skew, but the sensitivities were computed at each step using finite difference approximation, which requires expensive computation. The works in [23], =-=[26]-=-, and [28] adopted higher order moments to minimize delay, but their delay models were computationally expensive. B. Our Contribution In this paper, we focus on delay modeling, and timing optimization... |

14 |
Exact moment matching model of transmission lines and application to interconnect delay estimation
- Yu, Kuh
- 1995
(Show Context)
Citation Context ...9]–[11], [14], [16], [17], [20], [23], [25]–[29]. Previous works in [16] and [20] proposed precise methods for simulating waveform, but they did not present any delay estimator. The works in [17] and =-=[27]-=- modeled the transmission line effect; however, they did not consider delay optimization. Several works in the literature consider the minimization of delay under the transmission line model. Gao and ... |

11 |
High-speed clock network sizing optimization based on distributed rc and lossy rlc interconnect models
- Zhu, Dai
- 1996
(Show Context)
Citation Context ...d capacitance into a characteristic impedance. timing optimization under the lossy transmission line model have been studied extensively in the literature [9]–[11], [14], [16], [17], [20], [23], [25]–=-=[29]-=-. Previous works in [16] and [20] proposed precise methods for simulating waveform, but they did not present any delay estimator. The works in [17] and [27] modeled the transmission line effect; howev... |

9 |
Shaping a VLSI wire to minimize delay using transmission line model
- Gao, Wong
- 1998
(Show Context)
Citation Context ...or we can merge each section of inductance and capacitance into a characteristic impedance. timing optimization under the lossy transmission line model have been studied extensively in the literature =-=[9]-=-–[11], [14], [16], [17], [20], [23], [25]–[29]. Previous works in [16] and [20] proposed precise methods for simulating waveform, but they did not present any delay estimator. The works in [17] and [2... |

7 | Optimal design of self-damped lossy transmission lines for multichip modules
- Wang, Dai
- 1994
(Show Context)
Citation Context ...ce and capacitance into a characteristic impedance. timing optimization under the lossy transmission line model have been studied extensively in the literature [9]–[11], [14], [16], [17], [20], [23], =-=[25]-=-–[29]. Previous works in [16] and [20] proposed precise methods for simulating waveform, but they did not present any delay estimator. The works in [17] and [27] modeled the transmission line effect; ... |

6 | A Polynomial Time Optimal Algorithm for Simultaneous Buffer and Wire Sizing
- Chu, Wong
- 1998
(Show Context)
Citation Context ... to delay optimization. A. Previous Work Timing is a crucial concern in high-performance circuits. Many techniques such as wire sizing and gate sizing have been proposed to optimize timing (e.g., [3]–=-=[5]-=-, [12], etc.); however, most of the techniques are based on the Elmore delay model [8]. Modeling and analysis techniques for simulation andsCHEN et al.: TIMING MODELING AND OPTIMIZATION UNDER THE TRAN... |

5 | Noise-constrained performance optimization by simultaneous gate and wire sizing based on lagrangian relaxation - Jiang, Jou, et al. - 1999 |

5 | Moment Models of General Transmission Lines with Application to MCM Interconnect Analysis
- Yu, Kuh
- 1995
(Show Context)
Citation Context ...acro delay model to minimize delay and skew, but the sensitivities were computed at each step using finite difference approximation, which requires expensive computation. The works in [23], [26], and =-=[28]-=- adopted higher order moments to minimize delay, but their delay models were computationally expensive. B. Our Contribution In this paper, we focus on delay modeling, and timing optimization under the... |

4 |
Signal Delay in RC Tree Networks
- Rubistein, Jr, et al.
- 1983
(Show Context)
Citation Context ...l in the following. The time for charging the capacitive load (defined at 50% of the final value) of the lumped network equals , where is the pull-up resistance and is the total capacitive load [18], =-=[19]-=-, [24]. According to [1], the current that a lossless transmission line can supply is limited by its characteristic impedance. As a result, looking from the receiving end, the line behaves like a resi... |

4 | three-dimensional, shapes-based RLC extraction
- Shepard, Sitaram, et al.
- 2000
(Show Context)
Citation Context ... transmission line is derived in [1] as follows: (1) Therefore, in Fig. 3, the voltage at the point before reflection is given by D. When to use Transmission Line Analysis According to [1], [15], and =-=[21]-=-, the transmission line behavior is significant when and where is the rise time of wire , is the time-of-flight delay, is the total (2) (3) (4) Fig. 4. (a) Multiple round trips are required to correct... |

3 |
Inductance in VLSI Interconnection Modeling
- Moll, Roca, et al.
- 1998
(Show Context)
Citation Context ...ng a lossy transmission line is derived in [1] as follows: (1) Therefore, in Fig. 3, the voltage at the point before reflection is given by D. When to use Transmission Line Analysis According to [1], =-=[15]-=-, and [21], the transmission line behavior is significant when and where is the rise time of wire , is the time-of-flight delay, is the total (2) (3) (4) Fig. 4. (a) Multiple round trips are required ... |

3 |
Interconnect Optimization using Asymptotic Waveform Evaluation(AWE
- Sugiuchi, Katz, et al.
- 1994
(Show Context)
Citation Context ...ductance and capacitance into a characteristic impedance. timing optimization under the lossy transmission line model have been studied extensively in the literature [9]–[11], [14], [16], [17], [20], =-=[23]-=-, [25]–[29]. Previous works in [16] and [20] proposed precise methods for simulating waveform, but they did not present any delay estimator. The works in [17] and [27] modeled the transmission line ef... |

2 |
RC(L) interconnect sizing with second order considerations via posynomial programming
- Lin, Pileggi
- 2001
(Show Context)
Citation Context ...merge each section of inductance and capacitance into a characteristic impedance. timing optimization under the lossy transmission line model have been studied extensively in the literature [9]–[11], =-=[14]-=-, [16], [17], [20], [23], [25]–[29]. Previous works in [16] and [20] proposed precise methods for simulating waveform, but they did not present any delay estimator. The works in [17] and [27] modeled ... |

1 |
Overshoot and undershoot control for transmission line interconnects
- Lee, Shragowitz
- 1999
(Show Context)
Citation Context ...es. When two transmission lines on a chip are connected and these two wires have different characteristic impedance, such mismatches of wire impedance can cause reflections at the junction point [1], =-=[13]-=-. Since reflections may cause logic failure or increase delay, the discontinuities of impedance at junction points must be controlled in order to minimize the side effect of reflections. On one hand, ... |

1 |
Modeling lossy transmission lines using the method of characteristics
- Gupta, Pileggi
- 1996
(Show Context)
Citation Context ...ection of inductance and capacitance into a characteristic impedance. timing optimization under the lossy transmission line model have been studied extensively in the literature [9]–[11], [14], [16], =-=[17]-=-, [20], [23], [25]–[29]. Previous works in [16] and [20] proposed precise methods for simulating waveform, but they did not present any delay estimator. The works in [17] and [27] modeled the transmis... |