Closed form solution to simultaneous buffer insertion/sizing and wire sizing

Closed form solution to simultaneous buffer insertion/sizing and wire sizing (1997)

Cached

Download Links

[www.cs.ucr.edu]

Other Repositories/Bibliography

DBLP

by Chris C. N. Chu , D. F. Wong

Venue:	IN PROC. INT. SYMP. ON PHYSICAL DESIGN
Citations:	35 - 1 self

BibTeX

@INPROCEEDINGS{Chu97closedform,
    author = {Chris C. N. Chu and D. F. Wong},
    title = {Closed form solution to simultaneous buffer insertion/sizing and wire sizing},
    booktitle = {IN PROC. INT. SYMP. ON PHYSICAL DESIGN},
    year = {1997},
    pages = {192--197},
    publisher = {}
}

Bookmark

OpenURL

Abstract

In this paper, we consider the delay minimization problem of a wire by simultaneously considering buffer insertion, buffer sizing and wire sizing. We consider three versions of the problem, namely using no buffer, using a given number of buffers, and using optimal number of buffers. We provide elegant closed form optimal solutions for all these versions.

Citations

320	The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers - Elmore - 1948
41	RC interconnect optimization under the Elmore delay model - Sapatnekar - 1994
38	Optimal wiresizing for interconnects with multiple sources - Cong, He - 1996
35	Optimal wiresizing formula under the Elmore delay model - Chen, Chen, et al. - 1996
31	L.T.: A sequential quadratic programming approach to concurrent gate and wire sizing - Menezes, Baldick, et al. - 1995
16	Optimal Wire Sizing and Bu er Insertion for Low Power and a Generalized Delay Model - Lillis, Cheng, et al. - 1996
15	Optimal nonuniform wire-sizing under the elmore delay model - Chen, Zhou, et al. - 1996
15	Schevon, \Shaping a distributedRC line to minimize elmore delay - Fishburn, A - 1995
14	An e cient approach to simultaneous transistor and interconnect sizing - Cong, He - 1996
13	Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models - Zhu, Dai, et al. - 1993
10	A fast algorithm for optimal wire-sizing under Elmore delay model - Chen, Wong - 1996
7	Fast performance-driven optimization for bu ered clock trees based on Lagrangian relaxation - Chen, Chang, et al. - 1996
7	er Placement in Distributed RC-tree Networks for Minimal Elmore Delay - Ginneken, \Bu - 1990
5	Closed form solution to simultaneous bu er insertion/sizing and wire sizing - Chu, Wong - 1997
5	Simultaneous bu er and wire sizing for performance and power optimization - Cong, Koh, et al. - 1996
2	and Kwok Shing Leung. Optimal wiresizing under the distributed Elmore delay model - Cong - 1995