Abstract

The switch-level model represents a digital metal-oxide semiconductor (MOS) circuit as a network of charge storage nodes connected by resistive transistor switches. The functionality of such a network can be expressed as a series of systems of Boolean equations. Solving these equations symbolically yields a set of Boolean formulas that describe the mapping from input and current state to the new network state. This analysis supports the same class of networks as the switch-level simulator MOSSIM II and provides the same functionality, including the handling of bidirectional e ects and indeterminate (X) logic values. In the worst case, the analysis of an n node network can yield a set of formulas containing a total of O(n 3) operations. However, all but a limited set of dense, pass-transistor networks give formulas with O(n) total operations. The analysis can serve as the basis of e cient programs for a variety oflogic design tasks, including: logic simulation (on both conventional and special purpose computers), fault simulation, test generation, and symbolic veri cation.

Citations

362	Introduction to VLSI Systems - Mead, Conway - 1980
206	SPICE2: A Computer Program to Simulate Semiconductor Circuits - Nagel - 1975
66	The Design and Analysis of VLSI Circuits - Glasser, Dobberpuhl - 1985
48	A switch level model and simulator for the MOS digital systems - Bryant - 1984
28	The concurrent simulation of nearly identical digital networks,” in Papers on Twenty-five years of electronic design automation, ser. 25 years of DAC - Ulrich, Baker - 1988
21	Simulation Tools for Digital LSI Design - Terman - 1983
18	The Yorktown Simulation Engine - Denneau - 1982
14	Algorithmic aspects of symbolic switch network analysis - Bryant - 1987
13	Symbolic Verification of MOS Circuits - Bryant - 1985
13	Application of ternary algebra to the study of static hazards - Yoeli, Rinon - 1964
11	Validating vlsi circuit layout by wirelist comparison - Ebeling, Zajicek - 1983
10	A Unified Switching Theory with Applications to VLSI Design - Hayes - 1982
8	Gecse: Simulation of MOS Circuits by Decision Diagrams - Cerny, J - 1985
7	Logic Equations for MOSFET Circuits - Ditlow, Donath, et al. - 1983
6	Symbolic Logic Simulation - Hajj, Saab - 1983
5	Transistor Level Test Generation for MOS Circuits - Reddy, Reddy, et al. - 1985
4	A Hardware Architecture for Switch-Level Simulation - Dally, Bryant - 1985
3	Race Detection in MOS Circuits by Ternary Simulation - Bryant - 1983
2	Performance Evaluation of FMOSSIM, a Concurrent Switch-Level Fault Simulator - Bryant, Schuster - 1985
2	An Algorithm to Generate Tests for - Chen, Mathews, et al. - 1985
2	Functional Verification of Digital MOS Circuits - Reeves, Irwin - 1986
2	Switch-Level Simulation of VLSI Using a Special-Purpose, Data-Driven Computer - Frank - 1985
2	et al, "SLS---a Fast Switch Level Simulator for Verification and Fault Coverage Analysis - Barzilai - 1986
2	Mossim II: A switchlevel simulator for MOS LSI, user’s manual - Bryant, Shuster, et al. - 1982
1	Concurrent Fault Simulation - Schuster, Bryant - 1984
1	private communication - Pfister - 1980
1	et al, "Simulating Pass Transistor Circuits Using Logic Simulation - Barzilai - 1983
1	Switch Level Simulation: Part I---Theory and Algorithmic Frame, unpublished - Byrd, Hachtel, et al. - 1985
1	et al, "Programs for Verifying Circuit Connectivity - Takashima - 1982