Abstract

The achievement of fast, precise interrupts and the implementation of multiple levels of branch predictions are two of the problems associated with the dynamic scheduling of instructions for superscalar processors. Their solution is especially difficult if short cycle time operation is desired. We present solutions to these problems through the development of the Fast Dispatch Stack (FDS) system. We show that the FDS is capable of scheduling storage, branch, and register-to-register instructions for concurrent and out-of-order executions; the FDS implements fast and precise interrupts in a natural, efficient way; and it facilitates speculative execution-- Instructions preceding and following one or more predicted conditional branch instructions may issue. When necessary, their effects are undone in one machine cycle. We evaluated the FDS system with extensive simulations. 1.

Citations

232	Branch prediction strategies and branch target buffer design - Lee, Smith - 1984
211	Implementing precise interrupts in pipelined processors - Smith, Pleszkun - 1988
121	Reducing the cost of branches - McFarling, Hennessy - 1986
37	Checkpoint repair for high-performance out-of-order execution machines - Hwu, Patt - 1987
3	A Multiple, Out-of-Order, Instruction Issuing System for Superscalar Processors - Dwyer - 1991