An introduction to asynchronous circuit design

An introduction to asynchronous circuit design (1997)

Cached

Download Links

by Al Davis , Steven M. Nowick

Venue:	THE ENCYCLOPEDIA OF COMPUTER SCIENCE AND TECHNOLOGY
Citations:	52 - 1 self

BibTeX

@TECHREPORT{Davis97anintroduction,
    author = {Al Davis and Steven M. Nowick},
    title = {An introduction to asynchronous circuit design},
    institution = {THE ENCYCLOPEDIA OF COMPUTER SCIENCE AND TECHNOLOGY},
    year = {1997}
}

Years of Citing Articles

Bookmark

OpenURL

Abstract

Citations

3118	Communicating sequential processes - Hoare - 1978
2970	Communication and Concurrency - Milner - 1989
1659	A Theory of Timed Automata - Alur, Dill - 1994
382	Circuits, interconnections and packaging for VLSI - Bakoglu - 1990
356	SIS: A system for sequential circuit synthesis - Sentovich, Singh, et al. - 1992
234	Theory for Automatic Hierarchical Verification of SpeedIndependent Circuits, ACM Distinguished Dissertations - Dill - 1989
191	Synthesis of Self-Timed VLSI Circuits From GraphTheoretic Specifications - Chu - 1987
189	The Cosmic Cube - Seitz - 1985
146	Net Theory and the Modeling of Systems - Petri - 1981
145	Asynchronous Sequential Switching Circuits - Unger - 1969
144	Programming in VLSI: From communicating processes to delay-insensitive circuits - Martin - 1990
138	Asynchronous design methodologies: An overview - Hauck - 1995
127	Performance Analysis and Optimization of Asynchronous Circuits - Burns - 1991
101	Marked directed graphs - Commoner, Holt, et al. - 1971
101	Compiling communicating processes into delay-insensitive VLSI circuits - Martin - 1986
100	The limitations to delay-insensitivity in asynchronous circuits - Martin - 1990
99	Computer Arithmetic: Principles, Architecture, and Design - Hwang - 1979
98	A theory of asynchronous circuits - Muller, Bartky - 1959
95	Packaging for VLSI - Bakoglu, Circuits - 1990
77	Physical Scalability Sabotage Performance Gains - Will - 1997
76	Synthesis of timed asynchronous circuits - Myers, Meng - 1993
75	Algorithms for synthesis of hazard-free asynchronous circuits - Lavagno, Keutzer, et al. - 1991
75	The design of an asynchronous microprocessor - Martin, Burns, et al. - 1989
73	Automatic gate-level synthesis of speed independent circuits - Beerel, Meng - 1992
69	Handshake Circuits: an Asynchronous Architecture for VLSI Programming - Berkel - 1993
67	Logic Design Principles with Emphasis on Testable Semicustom Circuits - McCluskey - 1986
67	Signal graphs: from self-timed to timed ones - Rosenblum, Yakovlev - 1985
66	Automatic Synthesis of Burst-Mode Asynchronous Controllers - Nowick - 1993
64	Algorithms for Synthesis and Testing of Asynchronous Circuits - Lavagno, Sangiovanni-Vincentelli - 1993
62	Algorithms for interface timing verification - McMillan, Dill - 1992
61	Exact two-level minimization of hazard-free logic with multiple-input changes - Nowick, Dill - 1995
59	Four-phase micropipeline latch control circuits - Furber, Day - 1996
56	Self-Timed Rings and their Application to Division - Williams - 1991
54	Automatic synthesis of asynchronous circuits from high-level speci cations - Meng, Brodersen, et al. - 1989
53	AMULET1: a micropipelined ARM - Furber, Day, et al. - 1994
52	Synthesis of asynchronous state machines using a local clock - Nowick, Dill - 1991
51	The Post Office experience: Designing a large asynchronous chip - Coates, Davis, et al. - 1993
51	Low-power operation using self-timed circuits and adaptive scaling of the supply voltage - Nielsen, Niessen, et al. - 1994
49	Translating concurrent programs into delayinsensitive circuits - Brunvand, Sproull - 1989
49	Synthesis of delayinsensitive modules - Molnar, Fang, et al. - 1985
47	A formal approach to designing delay-insensitive circuits - Ebergen - 1991
46	The synthesis of sequential switching circuits - Huffman - 1964
45	Concurrent hardware: the theory and practice of self-timed design - Kishinevsky, Kondratyev, et al. - 1994
44	The counterflow pipeline processor architecture - Sproull, Sutherland, et al. - 1994
43	The Design of a Self-timed Circuit for Distributed Mutual Exclusion - Martin
42	Computer-Aided Synthesis and Verification of Gate-Level Timed Circuits - Myers - 1995
42	Receptive process theory - Josephs - 1992
40	Translating concurrent communicating programs into asynchronous circuits - Brunvand - 1992
40	Basic gate implementation of speedindependent circuits - Kondratyev, Kishinevsky, et al. - 1994
40	A generalized state assignment theory for transformations on signal transition graphs - Vanbekbergen, Lin, et al. - 1994