Refinement Maps for Efficient Verification of Processor Models (2005)

by Panagiotis Manolios
Venue:In Design Automation and Test in Europe, DATE’05
Citations:17 - 5 self