low-power, low-voltage pipelined analogto-digital converter

low-power, low-voltage pipelined analogto-digital converter (1996)

Cached

Download Links

[kabuki.eecs.berkeley.edu]

by George Chien , High Speed , Low Power , Low Voltage

Citations:

1 - 0 self

BibTeX

@TECHREPORT{Chien96low-power,low-voltage,
    author = {George Chien and High Speed and Low Power and Low Voltage},
    title = {low-power, low-voltage pipelined analogto-digital converter},
    institution = {},
    year = {1996}
}

Bookmark

OpenURL

Abstract

and Computer Sciences

Citations

235	Analysis and Design of analog Integrated Circuits - Gray, Meyer - 1993
60	and G.C.Temes, Analog MOS Integrated Circuits for Signal Processing - Gregorian - 1986
49	The design of sigma–delta modulation analog-to-digital converters - Boser, Wooley - 1988
37	A 15-b 1-MSample/s digitally self-calibrated pipeline ADC - Karanicolas, Lee, et al. - 1993
33	A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3 µm CMOS - Lin, Kim, et al.
28	A 10 b, 20 Msample/s, 35 mW pipeline A/D converter - Cho, Gray - 1995
19	Design techniques for high-speed, highresolution comparators - Razavi, Wooley - 1992
16	An 8-b 85-MS/s parallel pipeline A/D converter in 1-µm CMOS - Conroy, Cline, et al. - 1993
10	Low-power low-voltage analog-to-digital conversion techniques using pipelined architectures - Cho - 1995
8	Video-rate analog-to-digital conversion using pipelined architectures - Lewis - 1987
8	Performance Limitations on High-Resolution Video-rate Analogto-Digital Interfaces - Lin - 1990
5	Power Trade-offs in Pipelined Analog to - Cline, “Noise - 1995
5	A fast-settling CMOS opamp with 90-dB DC gain and 116 MHz unity-gain frequency - Bult, Geelen - 1990
4	A pipelined 5-Msamples/s 9-bit analog-to-digital converter - Lewis, Gray - 1987
3	A 15b 1MS/s digitally self-calibrated pipeline - Karanicolas, Lee, et al. - 1993
3	A power optimized 13-b, 5-MS/s pipelined analog-to-digital converter in 1.2 "m CMOS - Cline, Gray - 1996
3	A 100MHz output rate analog-to-digital interface for PRML magnetic-disk read channels - Uehara, Gray - 1994
2	et al., “A 85mW, 10bit 40MS/s ADC with decimated parallel architecture - Nakamura - 1994
2	A high-speed parallel pipeline A/D converter technique - Conroy - 1994
2	et al., “A 10b 20MHz 30mW pipelined interpolating - Kusumoto - 1993
2	Self-calibration techniques for successive approximation analog-to-digital con Memorandum No - Lee - 1984
2	Optimal architectures for an integrated NTSC decoder”, Memorandum No - Nishimura - 1990
1	et al., “10b 20MS/s analog-to-digital converter - Lewis - 1992
1	A 12b 5MS/s two-step CMOS A/D converter - Razavi, Wooley - 1992
1	A 10b 20Ms/s 3V-supply CMOS A/D converter for integration into system VLSIs,” ISSCC Dig - Ito, Miki, et al. - 1994